Formal Methods in System Design

, Volume 28, Issue 2, pp 93–110

A Framework for Modeling the Distributed Deployment of Synchronous Designs

  • Luca P. Carloni
  • Alberto L. Sangiovanni-Vincentelli
Article

Abstract

Synchronous specifications are appealing in the design of large scale hardware and software systems because of their properties that facilitate verification and synthesis.When the target architecture is a distributed system, implementing a synchronous specification as a synchronous design may be inefficient in terms of both size (memory for software implementations or area for hardware implementations) and performance. A more elaborate implementation style where the basic synchronous paradigm is adapted to distributed architectures by introducing elements of asynchrony is, hence, highly desirable. Building on the tagged-signal model, we present a modeling for the distributed deployment of synchronous design. We offer a comparative exposition of various design approaches (synchronous, asynchronous, GALS, latency-insensitive, and synchronous programming) and we provide some insight on the role of signal absence in modeling synchronization in distributed concurrent systems. Finally, we compare two distinct methodologies, desynchronization and latency-insensitive design, and we elaborate on possible options to combine their results.

Keywords

Desynchronization GALS Distributed systems Latency-insensitive design 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Benveniste A (2001) Some Synchronization Issues When Designing Embedded Systems From Components. In: Henzinger T, Kirsch C (eds) Embedded Software. Proc. of the First Intl. Workshop, EMSOFT 2001, vol. 2211 of LNCS, pp. 32–49Google Scholar
  2. 2.
    Benveniste A, Caillaud B, Guernic PL (1999) From synchrony to asynchrony. In: Baeten J, Mauw S. (eds) CONCUR’99, vol. 1664 of LNCS, pp. 162–177Google Scholar
  3. 3.
    Benveniste A, Caillaud B, Guernic PL (2000) Compositionality in dataflow synchronous languages: Specification & distributed code generation. Inform Comput 163:125–171CrossRefGoogle Scholar
  4. 4.
    Benveniste A, Carloni LP, Caspi P, Sangiovanni-Vincentelli AL (2003a) Heterogeneous Reactive Systems Modeling and Correct-by-Construction Deployment. In: Alur R, Lee I (eds) Proc. of the Third Intl. Conf. on Embedded Software (EMSOFT), vol. 2855 of LNCS, pp. 35–50Google Scholar
  5. 5.
    Benveniste A, Caspi P, Edwards S, Halbwachs N, Guernic PL, de Simone R (2003b) The Synchronous Language Twelve Years Later. Proc. of the IEEE 91(1):64–83CrossRefGoogle Scholar
  6. 6.
    Benveniste A, Caspi P, Guernic PL, Marchand H, Talpin JP, Tripakis S (2002) A Protocol for Loosely Time-Triggered Architectures. In: Sifakis J, Sangiovanni-Vincentelli A (eds) Embedded Software. Proc. of the Second Intl. Workshop, EMSOFT 2002., vol. 2491 of LNCS, pp. 32–49Google Scholar
  7. 7.
    Benveniste A, Guernic PL (1990) Hybrid Dynamical Systems Theory and the Signal Language. IEEE Trans Automatic Control 5:535–546CrossRefGoogle Scholar
  8. 8.
    Berry G (2000) The Foundations of Esterel. MIT PressGoogle Scholar
  9. 9.
    Carloni LP (2004) Latency-Insensitive Design. Ph.D. thesis, University of California Berkeley, Electronics Research Laboratory, College of Engineering, Berkeley, CA 94720. Memorandum No. UCB/ERL M04/29Google Scholar
  10. 10.
    Carloni LP, McMillan KL, Saldanha A, Sangiovanni-Vincentelli AL (1999a) A Methodology for “Correct-by-Construction” Latency Insensitive Design. In: Proc. Intl. Conf. on Computer-Aided Design, pp. 309–315Google Scholar
  11. 11.
    Carloni LP, McMillan KL, Sangiovanni-Vincentelli AL (1999b) Latency Insensitive Protocols. In: Halbwachs N, Peled D. (eds) Proc. of the 11th Intl. Conf. on Computer-Aided Verification, vol. 1633. Trento, Italy, pp. 123–133Google Scholar
  12. 12.
    Carloni LP, McMillan KL, Sangiovanni-Vincentelli AL (2001) Theory of Latency-Insensitive Design. IEEE Trans Comp-Aided Design of Integ Cir Syst 20(9):1059–1076CrossRefGoogle Scholar
  13. 13.
    Carloni LP, Sangiovanni-Vincentelli AL (2002) Coping with Latency in SOC Design. IEEE Micro 22(5):24–35CrossRefGoogle Scholar
  14. 14.
    Carloni LP, Sangiovanni-Vincentelli AL (2003) A Formal Modeling Framework for Deploying Synchronous Designs on Distributed Architectures. In: FMGALS 2003: First Intl. Workshop on Formal Methods for Globally Asynchronous Locally Synchronous Architectures, pp. 11–31Google Scholar
  15. 15.
    Chapiro DM (1984) Globally-Asynchronous Locally-Synchronous Systems. Ph.D. thesis, Stanford UniversityGoogle Scholar
  16. 16.
    Cortadella J, Kondratyev A, Lavagno L, Sotiriou C (2003) A Concurrent Model for De-synchronization. In: Proc. Intl. Workshop on Logic Synthesis, pp. 294–301Google Scholar
  17. 17.
    Edwards S, Lavagno L, Lee E, Sangiovanni-Vincentelli A (1997) Design of Embedded Systems: Formal Methods, Validation and Synthesis. Proc. of the IEEE 85(3):266–290CrossRefGoogle Scholar
  18. 18.
    Guernic PL, Talpin JP, Lann JCL (2003) Polychrony for System Design. J Cir, Syst Comp 12(3):261–303CrossRefGoogle Scholar
  19. 19.
    Halbwachs N, Caspi P, Raymond P, Pilaud D (1991) The synchronous data flow programming language LUSTRE. Proc. of the IEEE 79(9):1305–1320CrossRefGoogle Scholar
  20. 20.
    Jacobson H, Kudva P, Bose P, Cook P, Schuster S, Mercer E, Myers C (2002) Synchronous Interlocked Pipelines. In: 8th Intl. Symp. on Asynchronous Circuits and SystemsGoogle Scholar
  21. 21.
    Lee EA, Sangiovanni-Vincentelli A (1998) A Framework for Comparing Models of Computation. IEEE Trans Comp-Aided Design Integ Cir Syst 17(12):1217–1229CrossRefGoogle Scholar
  22. 22.
    Mousavi M, Guernic PL, Talpin J, Shukla SK, Basten T (2004) Modeling and Validating Globally Asynchronous Design in Synchronous Frameworks. In: Proc. European Design and Test Conf., pp. 384–389Google Scholar
  23. 23.
    Potop-Butucaru D, Caillaud B, Benveniste A (2004) Concurrency in Synchronous Systems. In: Fourth Intl. Conf. on Application of Concurrency to System DesignGoogle Scholar
  24. 24.
    Talpin JP, Benveniste A, Caillaud B, Guernic PL (1999) Hierachical Normal Form for Desynchronization. Technical Report 3822, IRISAGoogle Scholar
  25. 25.
    Talpin JP, Guernic PL, Shukla SK, Gupta R, Doucet F (2004) Formal Refinement-Checking in a System-Level Design Methodology. Fundamenta Informaticae, pp. 243–273Google Scholar

Copyright information

© Springer Science + Business Media, LLC 2006

Authors and Affiliations

  • Luca P. Carloni
    • 1
  • Alberto L. Sangiovanni-Vincentelli
    • 2
  1. 1.Department of Computer ScienceColumbia UniversityNew YorkUSA
  2. 2.EECS DepartmentUniversity of California at BerkeleyBerkeleyUSA

Personalised recommendations