A simultaneous multithreading processor architecture with predictable timing behavior

Abstract

Real-time embedded systems need software and hardware to be time-predictable to guarantee the correct behavior of the system. Precision Timed Machines are architectures designed for timing predictability and repeatability. They help to improve design time and the efficiency of real-time embedded systems by allowing to separately verify the timing properties of modules. This paper presents a Simultaneous Multithreading Precision Timed Machine named Hivek-RT that can execute hard real-time and conventional threads in parallel. It employs a repeatable thread-interleaved pipeline with an exposed memory hierarchy composed of scratchpads, caches, and a predictable SDRAM memory controller. The proposed architecture is well suited for real-time embedded systems as experimentation results show that the proposed architecture has improved throughput, presents low memory footprint and achieve a memory bandwidth of 90% of the theoretical value while providing deterministic time access to the memory hierarchy. This paper is an extended version of the paper presented on the 8th Brazilian Symposium on Computing Systems Engineering.

This is a preview of subscription content, access via your institution.

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14

References

  1. 1.

    Edwards SA, Lee EA (2007) The case for the precision timed (PRET) machine. In: Proceedings of the 44th annual design automation conference, DAC’07. ACM, New York, NY, pp 264–265. 10.1145/1278480.1278545. http://doi.acm.org/10.1145/1278480.1278545

  2. 2.

    Ferdinand C, Heckmann R, Langenbach M, Martin F, Schmidt M, Theiling H, Thesing S, Wilhelm R (2001) Embedded software: first international workshop, EMSOFT 2001 Tahoe City, CA, USA, 8–10 Oct 2001 proceedings. Chap. Reliable and Precise WCET Determination for a Real-Life Processor. Springer, Berlin, pp 469–485

  3. 3.

    Gustafsson J, Betts A, Ermedahl A, Lisper B (2010) The Mälardalen WCET benchmarks: past, present and future. WCET 15:136–146

    Google Scholar 

  4. 4.

    Hennessy JL, Patterson DA (2011) Computer architecture: a quantitative approach. Elsevier, Amsterdam

    MATH  Google Scholar 

  5. 5.

    Liu I, Reineke J, Broman D, Zimmer M, Lee E et al (2012) A PRET microarchitecture implementation with repeatable timing and competitive performance. In: 2012 IEEE 30th international conference on computer design (ICCD), pp 87–93

  6. 6.

    Schoeberl M, Schleuniger P, Puffitsch W, Brandner F, Probst CW (2011) Towards a time-predictable dual-issue microprocessor: the patmos approach. In: Lucas P, Thiele L, Triquet B, Ungerer T, Wilhelm R (eds) Bringing theory to practice: predictability and performance in embedded systems, OpenAccess series in informatics (OASIcs), vol 18, pp 11–21. Schloss Dagstuhl–Leibniz–Zentrum fuer Informatik, Dagstuhl.https://doi.org/10.4230/OASIcs.PPES.2011.11. http://drops.dagstuhl.de/opus/volltexte/2011/3077

  7. 7.

    Sharangpani H (1999) Intel® Itanium\(^{\rm TM}\) processor microarchitecture overview. In: Microprocessor forum

  8. 8.

    Simit-ARM. http://simit-arm.sourceforge.net/. Accessed Aug 2019

  9. 9.

    Siqueira H, Correa E, Silva I, Kreutz E, Pereira M (2014) A VLIW architecture with memory optimization. In: Proceedings of IBERCHIP XX workshop

  10. 10.

    Vijay JV, Bansode B (2015) ARM processor architecture. Int J Sci Eng Technol Res 4:3385–3387

    Google Scholar 

  11. 11.

    Zimmer M, Broman D, Shaver C, Lee EA (2014) Flexpret: a processor platform for mixed-criticality systems. In: 2014 IEEE 20th real-time and embedded technology and applications symposium (RTAS), pp 101–110

Download references

Author information

Affiliations

Authors

Corresponding author

Correspondence to Hadley Magno Siqueira.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and Permissions

About this article

Verify currency and authenticity via CrossMark

Cite this article

Siqueira, H.M., Kreutz, M.E. A simultaneous multithreading processor architecture with predictable timing behavior. Des Autom Embed Syst 24, 45–62 (2020). https://doi.org/10.1007/s10617-019-09224-3

Download citation

Keywords

  • Cyber physical systems
  • Precision Timed Machines
  • Real-time
  • Embedded systems