Skip to main content


Virtual prototype generation and time constraints analysis of real-time embedded systems


This paper presents Tucan, an approach to automatically create a virtual prototype (VP) and to support the analysis of VP testing results to validate time constraint requirements in real-time embedded systems. Virtual prototyping is a fast and reliable solution to facilitate system testing and time constraint validation. However, analyzing simulation results involves the visual inspection of timing diagrams, which is a time-consuming and complicated task. The complexity of the task grows depending on the number of signals present in a simulation; furthermore, their analysis is prone to errors due to the difficulty in identifying dependencies between the signals created by the system architecture. Our main contributions are: (1) the automatic generation of a high quality VP from a high level specification; (2) the specification of duration constraints, i.e., execution time of components that must be kept within an average time; and (3) duration requirement analysis based on predicted versus obtained behavior. We are able to predict system behavior by building a VP with a behavior model based on Time Petri Nets. We present the advantages of our method through a case study that illustrates the strength of Tucan in helping determine what variations at a specific component level allow the fulfillment of a set of time constraints.

This is a preview of subscription content, access via your institution.

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Listing 1
Fig. 12
Fig. 13
Fig. 14
Fig. 15
Fig. 16
Fig. 17
Fig. 18
Fig. 19
Fig. 20
Fig. 21
Fig. 22
Fig. 23
Fig. 24


  1. For example a 16-bit mux can use as much as 100 logic cells depending on the technology and vendor. If each logic cell consists of a Flip-flop and a 4 bit LUT, adding a 16-bit mux to a system can increase the signal count by 400 or more.


  3. Bell, D., Uml basics: The sequence diagram, (2004).

  4. Sequence diagrams in UML 2.0 support the concept of combined fragment to extend the concept of guard, allowing the designer to specify a sets of messages that grouped together show conditional flow in a sequence diagram (conditionals, loops, breaks, etc.). Although messages outside a combined fragment can be assumed to be sequential, we require that they are included inside a sequence fragment.

  5. In our case, since all messages are generated within the system it can be assumed that all generated messages are successfully transmitted, thus waiting for a message to be received is equivalent to waiting for it to be sent.

  6. There are additional transformation rules for Signals, which vary depending on the Source and Target, which we do not present here for space reasons.

  7. Mentor Graphics, System Vision, (2010).

  8. MOHC Ltd, TimingTool,

  9. TimingTool, MOHC Ltd,, 2009.



  1. Andrade E, Maciel P, Callou G, Nogueira B (2009) A methodology for mapping sysml activity diagram to time Petri net for requirement validation of embedded real-time systems with energy constraints. In: Digital Society, 2009. ICDS ’09. Third international conference, pp 266–271

    Chapter  Google Scholar 

  2. Bernard B, Francois V (2006) Time Petri nets analysis with TINA. In: International conference on quantitative evaluation of systems, pp 123–124

    Google Scholar 

  3. Berthomieu B, Diaz M (1991) Modeling and verification of time dependent systems using time Petri nets. IEEE Trans Softw Eng 17:259–273

    Article  MathSciNet  Google Scholar 

  4. Berthomieu B, Menasche M (1983) An enumerative approach for analyzing time Petri nets. In: Proceedings IFIP. Elsevier, Amsterdam, pp 41–46

    Google Scholar 

  5. Bézivin J (2004) In search of a basic principle for model driven engineering, CEPIS, UPGRADE. Eur J Inform Prof 5(2):21–24

    Google Scholar 

  6. Cheng AMK (2002) Real-time systems: scheduling, analysis, and verification, 1st edn. Wiley, New York

    Book  Google Scholar 

  7. Czarnecki K, Helsen S (2006) Feature-based survey of model transformation approaches. IBM Syst J 45(3):621–645. doi:10.1147/sj.453.0621

    Article  Google Scholar 

  8. Andreu D, Bruchon TGN (2004) Traduction automatique d’un réseau de Petri interprété en langage vhdl. Rapport de Recherche 04008, LIRMM, URL

  9. De Freitas EP, Wehrmeister MA, Silva ET Jr, Carvalho FC, Pereira CE, Wagner FR (2007) Deraf: a high-level aspects framework for distributed embedded real-time systems design. In: Proceedings of the 10th international conference on early aspects: current challenges and future directions. Springer, Berlin, pp 55–74

    Chapter  Google Scholar 

  10. Densmore D, Passerone R (2006) A platform-based taxonomy for ESL design. IEEE Des Test Comput 23(5):359–374

    Article  Google Scholar 

  11. Douglass B (2002) Real-time UML. In: Formal techniques in real-time and fault-tolerant systems. Lecture notes in computer science, vol 2469. Springer, Berlin, pp 53–70

    Chapter  Google Scholar 

  12. Farrar C, Worden K (2007) An introduction to structural health monitoring. Philos Trans R Soc, Math Phys Eng Sci 365(1851):303

    Article  Google Scholar 

  13. Gajski D, Vahid F (1995) Specification and design of embedded hardware-software systems. IEEE Des Test Comput 12(1):53–67

    Article  Google Scholar 

  14. Gherbi A, Khendek F (2006) Uml profiles for real-time systems and their applications. J Object Technol 5:149–169

    Article  Google Scholar 

  15. Giese H, Karsai G, Lee EA, Rumpe B Schätz B (2010) Model-based engineering of embedded real-time systems. Lecture notes in computer science, vol 6100. Springer, Berlin

    Book  Google Scholar 

  16. Gruttner K, Hylla K, Rosinger S, Nebel W (2010) Towards an ESL framework for timing and power aware rapid prototyping of hw/sw systems. In: Forum on specification design languages, IC 2010, pp 1–6

    Google Scholar 

  17. Heineman G, Councill W (2001) Component-based software engineering: putting the pieces together, vol 17. Addison-Wesley, Reading

    Google Scholar 

  18. Hellestrand G (2004) How virtual prototypes aid soc hardware design.

  19. Hoyos H, Casallas R, Jiménez F, Correal D (2011) HiLeS2: model driven embedded system virtual prototype generation. In: Proceedings of the 2011 symposium on theory of modeling & simulation: DEVS integrative M&S symposium, Society for Computer Simulation International, TMS-DEVS ’11, pp 75–82

  20. Hoyos H, Casallas R, Jiménez F (2012) HiLeS-T: an ADL for early requirement verification of embedded systems. In: Proceedings of the 5th international workshop on model based architecting and construction of embedded systems, ACES-MB ’12. ACM, New York, pp 7–12

    Chapter  Google Scholar 

  21. Hoyos H, Casallas R, Jimenez F (2012) Model-based framework for embedded system product line. In: IECON 2012—38th annual conference on IEEE Industrial Electronics Society, pp 3101–3106

    Chapter  Google Scholar 

  22. Jiménez F (2000) Specification et conception de micro-systemes bases sur des circuits asynchrones. PhD thesis, Institut National des Sciences Appliquees (Toulouse, Fra), LAAS-CNRS (Toulouse, Fra), Uniandes (Bogota, Col)

  23. Kernighan BW, Pike R (1999) The practice of programming. Addison-Wesley, Reading

    Google Scholar 

  24. Kolovos D, Paige R, Polack F (2008) The epsilon transformation language. In: Theory and practice of model transformations, pp 46–60

    Chapter  Google Scholar 

  25. Martin J (1998) Overview of the EIA 632 standard: processes for engineering a system. In: Digital avionics systems conference, 1998. Proceedings, 17th DASC. The AIAA/IEEE/SAE, vol 1, pp B32–1–9

  26. Martin J (2000) Processes for engineering a system: an overview of the ANSI/EIA 632 standard and its heritage. Syst Eng 3(1):1–26

    Article  MATH  Google Scholar 

  27. Merlin P (1974) A study of the recoverability of computer systems. PhD thesis, University Of California, Irvine

  28. Navet N, Merz S (2008) Modeling and verification of real-time systems. Wiley, New York

    Google Scholar 

  29. Sgroi M, Lavagno L, Sangiovanni-Vincentelli A (2000) Formal models for embedded system design. IEEE Des Test Comput 17(2):14–27

    Article  Google Scholar 

  30. Silicon Integration Initiative Inc (1999) Timing diagram markup language.

Download references

Author information

Authors and Affiliations


Corresponding author

Correspondence to Rubby Casallas.

Rights and permissions

Reprints and Permissions

About this article

Cite this article

Hoyos-Rodríguez, H., Jiménez, F., Casallas, R. et al. Tucan. Des Autom Embed Syst 17, 129–165 (2013).

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: