Skip to main content
SpringerLink
Log in

FPGA implementation of a HW/SW platform for multimedia embedded systems

  • Published:
Design Automation for Embedded Systems Aims and scope Submit manuscript

Abstract

This paper presents a HW/SW platform for embedded video system. It has been designed around an embedded RISC processor and FPGA technologies and provides video input and output interfaces. The configurable platform has been used to implement a real time video processing and vision systems. The Altera’s Nios II development board was chosen to realise this real time video platform which uses μClinux as embedded Linux Operating System. Experimental results using H.263 video encoder show that this platform provides enough resources and speed to implement even complex multimedia embedded systems in real time.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. Microblaze integrated development environment. http://www.xilinx.com/xlnx/xebiz/designResources/ip_product_details.jsp?key=micro_blaze

  2. Nios II integrated development environment. http://www.altera.com/products/ip/processors/nios2/ni2-index.html

  3. Lancelot home page, VGA video controller. http://www.fpga.nl

  4. ITU-T Rec. H. 263 (1998) Video coding for low bit rate communication

  5. Côté G, Erol B, Gallant M, Kossentini F (1998) H. 263+: Video coding at low bit rates. IEEE Trans Circuits Syst Video Technol 8:849–866

    Article  Google Scholar 

  6. Jain JR, Jain AK (1981) Displacement measurement and its applications in interframe image coding. IEEE Trans Commun 29:1799–1808

    Article  Google Scholar 

  7. The μClinux project. http://www.uClinux.org

  8. The Nios Forum. http://www.niosforum.com/forum

  9. Pirsch P, Demassieux N, Gehrke W (1995) TVLSI architectures for video compression-a survey T. Proc IEEE 83(2):220–246

    Article  Google Scholar 

  10. Zhu C, Lin X, Chau LP (2002) Hexagon-based search pattern for fast block motion estimation. IEEE Trans Circuits Syst Video Technol 12:349–355

    Article  Google Scholar 

  11. Tham JY, Ranganath S, Ranganath M, Kassim AA (1998) A novel unrestricted center-biased diamond search algorithm for block motion estimation. IEEE Trans Circuits Syst Video Technol 8:369–377

    Article  Google Scholar 

  12. Liu LK, Feig E (1996) A block-based gradient descent search algorithm for block motion estimation in video coding. IEEE Trans Circuits Syst Video Technol 6(4):419–423

    Article  Google Scholar 

  13. Garcia V (2004) Estimation de mouvement subpixélique par blocs adaptée μ à la couleur avec modèle de mouvement, DEA, University of Nice–Sophia Antipolis

  14. Wong S, Stougie B, Cotofana S (2002) Alternatives in FPGA-based SAD implementations T. In: Proc. IEEE FTP’02, pp 449–452, December 2002

  15. Ahmed N, Natarajan T, Rao KR (1974) On image processing and a discrete cosine transform. IEEE Trans Comput C-23:90–93

    Article  MathSciNet  Google Scholar 

  16. Loeffler C, Lightenberg A (1989) Practical fast 1-D DCT algorithms with 11 multiplications. Proceedings of the international conference on acoustics, speech and signal processing (ICASSP ’89), Scotland, May 1989, pp 988–991

  17. Ben Atitallah A, Kadionik P, Ghozzi F, Nouel P (2006) Optimization and implementation on FPGA of the DCT/IDCT algorithm. In: Proc. of the IEEE ICASSP’06, vol. 3, May 2006, pp 928–931

  18. Chan Y, Siu W (1992) A cyclic correlated structure for the realization of discrete cosine transform. IEEE Trans Circuits Syst II 39:109–113

    Article  MATH  Google Scholar 

  19. Cho TNI, LeeT SU (1992) A fast 4 _ 4 DCT algorithm for the recursive 2-D DCT. IEEE Trans Signal Process 40:2166–2173

    Article  MATH  Google Scholar 

  20. Lu TCY, Wen KA (2002) On the design of selective coefficient DCT module. IEEE Trans Circuits Syst Video Technol 8:143–146

    Google Scholar 

  21. IEEE Std 1180-1990 (1990) IEEE standard specification for the implementation of 8×8 inverse cosine transform. Institute of Electrical and Electronics Engineers, New York, USA. International Standard

  22. ITU Telecom. Standardization Sector of ITU (1997) Video codec test model near-term, version 8 (TMN8), release 0, H. 263 Ad Hoc Group

  23. Proposal for test model quantization description (1998) ITU-T doc. Q15-D-30

  24. Stratix II device. http://www.altera.com/products/devices/stratix2/st2-index.jsp

  25. Nios II development kit (2006) Stratix II edition, Altera. http://www.altera.com/products/devkits/altera/kit-niosii-2S30.html

  26. Tham JY, Ranganath S, Ranganath M, Kassim AA (1998) A novel unrestricted center-biased diamond search algorithm for block motion estimation. IEEE Trans Circuits Syst Video Technol 8:369–377

    Article  Google Scholar 

  27. Lee S-H, Kim M, Kim K-B (2002) TModular and efficient architecture for H. 263 video codec VLSI T. In: Proc. IEEE ISCAS’02, vol. 5, May 2002, pp 125–128

  28. Akramullah SM, Ahmad I, Liou ML (2001) Optimization of H. 263 video encoding using a single processor computer: performance tradeoffs and benchmarking. IEEE Trans Circuits Systems Video Technol 11(8):901–915

    Article  Google Scholar 

  29. Nguyen TPQ, Zakhor A, Yelick K (2000) Performance analysis of an H. 263 video encoder for VIRAM. In: Proc. IEEE ICIP, vol. 3, pp 98–101

  30. Shih TKT, Tsai CY, Hang HM (2003) T Real-time implementation of H. 263+ using TI TMS320C6201 digital signal processor. In: Proc. IEEE ISCAS’03, vol. 2, May 2003, pp 900–903

Download references

Author information

Authors and Affiliations

  1. High Institute of Electronics and Communication, University of Sfax, BP 868, 3018, Sfax, Tunisia

    A. Ben Atitallah

  2. National School of Engineering, University of Sfax, BP W, 3038, Sfax, Tunisia

    N. Masmoudi

  3. IMS laboratory, ENSEIRB, University Bordeaux 1, CNRS UMR 5218, 351 Cours de la Libération, 33405, Talence Cedex, France

    A. Ben Atitallah, P. Kadionik & H. Levi

Authors
  1. A. Ben Atitallah
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. P. Kadionik
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. N. Masmoudi
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. H. Levi
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to A. Ben Atitallah.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Ben Atitallah, A., Kadionik, P., Masmoudi, N. et al. FPGA implementation of a HW/SW platform for multimedia embedded systems. Des Autom Embed Syst 12, 293–311 (2008). https://doi.org/10.1007/s10617-008-9030-2

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10617-008-9030-2

Keywords

Search

Navigation