Abstract
In today’s digital processors the everlasting demand is the enhancement of knack in processors to handle the complexities resulted in the incorporation of some of the processor cores in a single chip. Then more the load on the processor is not fewer in the primary system. This load can be minimized by augmenting the central processor with the co-processors, which are made up to work with a particular type of functions like graphics, signal processing, numeric computation, etc. Hence, in which the multiplier and accumulator (MAC) unit is most leading co-processor and toil as the heart of the digital signal processors. Faster processes are of great significance in MAC unit. Ultimate digital signal processing algorithms depend significantly on multiply and accumulator (MAC) performance. Hence after a deep study and investigation, we found that the proficiency of Urdhva-tiryagbhyam Vedic multiplication algorithm found to be superior in comparison with other conventional multipliers. The rapidity of multiplication and addition governs the execution speed and performance of entire setup. Here we will design and analyze the performance of MAC unit, and thus, the delay and area parameters are optimized using various multipliers such as Array, Wallace, Vedic multipliers, etc. The proposed method is designed using Xilinx 12.3 and tested using the Virtex5-XC5VLX110T device.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Bansal, Y., Madhu, C.: A novel high-speed approach for 16 × 16 Vedic multiplication with compressor adders. Comput. Electr. Eng. 49, 39–49 (2016). https://doi.org/10.1016/j.compeleceng.2015.11.006
Hsiao, S.-F., Jiang, M.-R., Yeh, J.-S.: Design of highspeed low-power 3–2 counter and 4–2 compressor for fast multipliers. IEEE Electron. Lett. 34(4) (1998). ISSN 0013-5194
Nagaraju, N., Ramesh, S.M.: FPGA implementation of an efficient Vedic multiplier. Int. J. Emerg. Technol. Adv. Eng. 5(3), 326–330 (2015). Approved by National Science Library (NSL), National Institute of Science Communication and Information Resources (NISCAIR), Council of Scientific and Industrial Research, New Delhi, India. ISSN 2250-2459
Chang, C.-H.: Ultra low-voltage low-power CMOS 4–2 and 5–2 compressors for fast arithmetic circuits. IEEE Trans. Circuits Syst. I (2004). https://doi.org/10.1109/tcsi.2004.835683
Ismail, S.A.b.S.: Multiplication with the Vedic method. In: Elsevier Proceedings on International Conference on Mathematics Education Research 2010 (ICMER 2010). https://doi.org/10.1016/j.sbspro.2010.12.018
Foroutan, V., Taheri, M.R.: Design of two Low-Power full adder cells using GDI structure and hybrid CMOS logic style. Integr. VLSI J. 47, 48–61 (2014)
Hoang, T.T., Själander, M., Larsson-Edefors, P.: A high-speed, energy-efficient two-cycle multiply-accumulate (MAC) architecture and its application to a double-throughput MAC unit. IEEE Trans. Circuits Syst. 57(12), 3073–3081 (2010)
Yeh, W.-C., Jen, C.-W.: High-speed booth encoded parallel multiplier design. IEEE Trans. Comput. 49(7), 692–701 (2000)
Seo, Y.-H., Kim, D.-W.: A new VLSI architecture of parallel multiplier–accumulator based on Radix-2 modified booth algorithm. IEEE Trans. VLSI Syst. 18(2), 201–208 (2010)
Murakami, H., et al.: A multiplier–accumulator macro for a 45 MIPS embedded RISC processor. IEEE J. Solid State Circuits 31, 1067–1071 (1996)
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Nagaraju, N., Ramesh, S.M. Implementation of high speed and area efficient MAC unit for industrial applications. Cluster Comput 22 (Suppl 2), 4511–4517 (2019). https://doi.org/10.1007/s10586-018-2060-z
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10586-018-2060-z