Skip to main content
SpringerLink
Log in

3-D graphics of digital multiplier with Kogge-Stone adder

  • Published:
Analog Integrated Circuits and Signal Processing Aims and scope Submit manuscript

Abstract

For 3-D graphic applications requiring powerful, piece-by-piece, second-order polynomial assessments, this paper proposes a novel dual-channel multiplier (NDCM). Generally multiplier plays a key role in any signal processing application. But multipliers will occupy more area and power consumption. Multipliers will consist of adders and shifters. So to increase the speed of multiplier a novel adder is to be designed. The type of adder used to evaluate the multiplier has a significant impact on its performance. Different hardware architectures can be created using the kogge—stone adder and its applications. Traditional dual channel multiplier’s (DCM) drawbacks are eliminated by using the kogge-stone Parallel Prefix adder. Hardware complexity is decreased. The proposed scheme's complicated functions can be meet with a powerful and economical solution. In the piece-wise polynomial approximation, the prefix adder reduces the hardware computer initiative with uniform or uniform segmentation. There is a negligible influence on delay as compared to the large input word size CPA of these devices. The proposed design is synthesized on Xilinx 14.2. The proposed architecture achieves high speed at a reduced area and delay when compared with recent designs. The proposed architecture is implemented and tested on Virtex 5vsx95-1ff1136 FPGA and the results show that the proposed design involves less number of slices and offers high speed than existing designs. The FPGA device utilization summary and latency are analyzed and compared.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14

Similar content being viewed by others

References

  1. Davide de, C., Nicola, P., & Strollo, A. G. M. (2009) High Performance special function unit for programmable 3-D Graphics processors. IEEE Transaction on Circuits and System.

  2. Hsiao, S.-F., Kun-Chih, C., & Yi-Hau, C. (2018). Optimization of lookup table size in table-bound design of function computation. In: 2018 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE.

  3. Sreenivaas, M. S., Chidambaram, K. P., & Swartzlander, E. E. (2012) Hybrid Han-Carlson adder, Circuits and Systems (MWSCAS). In: 2012 IEEE 55th International Midwest Symposium on, pp 818–821.

  4. Mody, J., Lawand, R., Priyanka, R., Sivanantham, S., & Sivasankaran, K. (2015). Study of approximate compressors for multiplication using FPGA. In: IC-GET—Proceedings of Online International Conference on Green Engineering and Technologies.

  5. Pulak Mondal, P. K. B. & Swapna, B. (2015). FPGA based accelerated 3D affine transform for real time image processing applications. Computers and Electrical Engineering.

  6. Beaumont-Smith, A. & Lim, C. C. (2001). Parallel-prefix adder design. In: Proceedings of 15th Symposium of Computer Arithmetic, pp. 218–225.

  7. Masahide Goto, Y. H., Toshihisa, W., Takuya, S., Masaharu, K., Eiji, H. (2018). Quarter video graphics array full-digital image sensing with wide dynamic range and linear output using pixel-wise 3D integration. In: International symposium on circuits and systems (ISCAS)

  8. Kogge, P. M. & Stone, H. S. (1973). A parallel algorithm for the efficient solution of a general class of recurrence equations. IEEE Transactions of Computers, C-22, 786–793.

  9. NagaJyothi, G., & Sridevi, S. (2019). High speed and low area decision feed-back equalizer with novel memory less distributed arithmetic filter. Multimedia Tools and Applications, 78(23), 32679–32693.

    Article  Google Scholar 

  10. Naga, J., Grande, & Sriadibhatla, S.D. (2017) Distributed arithmetic architectures for fir filters-a comparative review. In: 2017 International Conference on Wireless Communications, Signal Processing and Networking (WiSPNET). IEEE.

  11. Choi, Y. (2005). Parallel prefix adder design with matrix representation. In: Proceedings of 17th IEEE Symposium on Computer Arithmetic, pp. 90–98.

  12. Kalaimathi, R., Senthil Ganesh, R. (2017). Design of high speed, low power and area efficient floating point multiplie. International Journal of Advanced Engineering and Research Development, 4(11), 5–6.

  13. Savitha, S., et al. (2020). Efficient operand divided hybrid adder for error tolerant applications. In: 2020 International Conference on Computer Communication and Informatics (ICCCI). IEEE.

  14. Ma, Y. (2020). Methodologies for efficient hardware design automation and hardware-friendly learning. Hong Kong University of Science and Technology (Hong Kong).

    Google Scholar 

  15. Chervyakov, Nikolay, I., et al. (2020) High-performance hardware 3D medical imaging using wavelets in the residue number system. In: 2020 9th Mediterranean Conference on Embedded Computing (MECO). IEEE.

  16. Ramya, A. S., Ramesh Babu, B. S. S. V., Raju, K. S. N., Ravi Chandra, B., Sirisha, A., & Srikala, E. (2018). On the reduction of partial products using Wallace tree multiplier. In Smart Innovation, Systems and Technologies, 78, 525–532.

    Article  Google Scholar 

  17. Pandiammal, K., & Meganathan, D. (2020). Efficient design of QCA based hybrid multiplier using clock zone based crossover. Analog Integrated Circuits and Signal Processing, 102(1), 63–77.

    Article  Google Scholar 

  18. Momeni, A., Han, J., Montuschi, P., & Lombardi, F. (2015). Design and analysis of approximate compressors for multiplication. IEEE Transactions on Computers, 64(4)

  19. Yang, Z., Han, J. & F. (2015). For error-resistant multiplier design, approximate compressors. In: Proceeding of VLSI and Nanotechnology Systems International Symposium on defect and fault tolerance, pp. 183–186

Download references

Author information

Authors and Affiliations

  1. ECE Department, Sathyabama Institute of Science and Technology, Chennai, Tamil Nadu, India

    Manne Renuka

  2. ETCE Department, Sathyabama Institute of Science and Technology, Chennai, Tamil Nadu, India

    G. Mary Valantina

Authors
  1. Manne Renuka
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. G. Mary Valantina
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Manne Renuka.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Springer Nature or its licensor holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Renuka, M., Mary Valantina, G. 3-D graphics of digital multiplier with Kogge-Stone adder. Analog Integr Circ Sig Process 113, 343–352 (2022). https://doi.org/10.1007/s10470-022-02087-y

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10470-022-02087-y

Keywords

Search

Navigation