Skip to main content
SpringerLink
Log in

Performance analysis for reliable nanoscaled FinFET logic circuits

  • Published:
Analog Integrated Circuits and Signal Processing Aims and scope Submit manuscript

Abstract

In the process of continuous miniaturization of devices, it is necessary to look for new devices which overcome the drawbacks of non-scalability and higher static power of metal oxide semiconductor field effect transistor (MOSFET). Fin-shaped field effect transistor (FinFET) is an important device which uses the concept of multi-gates and it is not only scalable but also dissipate lower power at lower technology nodes. This paper designs a low leakage input dependent (INDEP) approach for FinFET devices at 16 nm technology node. Numbers of logic gates are designed and simulated with the help of MOSFET and FinFET devices. Simulation results are compared by calculating the important parameters like leakage power, delay and power delay product (PDP). The designed low leakage INDEP approach is compared with the leakage control transistor (LECTOR) technique. Simulation results for different logic circuits show the large reduction in leakage power in case of FinFET logic gates as compared to MOSFET devices and more leakage saving in case of INDEP approach as compared to conventional as well as LECTOR technique. Reliability in terms of process, voltage and temperature (PVT) variations is checked by running the Monte-Carlo simulations for 1000 samples and observed that INDEP circuits are more reliable.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15
Fig. 16
Fig. 17

Similar content being viewed by others

References

  1. Zimpeck, A. L., Meinhardt, C., & Reis, R. A. (2015). Impact of PVT variability on 20 nm FinFET standard cells. Microelectronics Reliability, 55(9–10), 1379–1383.

    Article  Google Scholar 

  2. Roy, K., Mukhopadhyay, S., & Mahmoodi-Meimand, H. (2003). Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits. Proceedings of the IEEE, 91(2), 305–327.

    Article  Google Scholar 

  3. Manju, I., & Kumar, A. S. (2015). A 22 nm FinFET based 6T-SRAM cell design with scaled supply voltage for increased read access time. Analog Integrated Circuits and Signal Processing, 84(1), 119–126.

    Article  Google Scholar 

  4. Dadoria, A. K., Khare, K., Gupta, T. K., & Singh, R. P. (2017). Ultra-low power FinFET-based domino circuits. International Journal of Electronics, 104(6), 952–967.

    Article  Google Scholar 

  5. Magraiya, V. K., & Gupta, T. K. (2019). ONOFIC pull-up approach in domino logic circuits using FinFET for subthreshold leakage reduction. Circuits, Systems, and Signal Processing., 38(6), 2564–2587.

    Article  Google Scholar 

  6. Nowak, E. J., Aller, I., Ludwig, T., Kim, K., Joshi, R. V., Chuang, C. T., et al. (2004). Turning silicon on its edge [double gate CMOS/FinFET technology]. IEEE Circuits and Devices Magazine, 20(1), 20–31.

    Article  Google Scholar 

  7. Wang, T., Cui, X., Liao, K., Liao, N., Yu, D., & Cui, X. (2018). Design of low-power high-performance FinFET standard cells. Circuits, Systems, and Signal Processing., 37(5), 1789–1806.

    Article  MathSciNet  Google Scholar 

  8. Deshmukh, J., & Khare, K. (2012). Dynamic SVL and body bias for low leakage power and high performance in CMOS digital circuits. International Journal of Electronics, 99(12), 1717–1728.

    Article  Google Scholar 

  9. Johannah, J. J., Korah, R., & Kalavathy, M. (2017). Standby and dynamic power minimization using enhanced hybrid power gating structure for deep-submicron CMOS VLSI. Microelectronics Journal, 62, 137–145.

    Article  Google Scholar 

  10. Chun, J. W., & Chen, C. R. (2016). Transistor and pin reordering for leakage reduction in CMOS circuits. Microelectronics Journal, 53, 25–34.

    Article  Google Scholar 

  11. Sharma, V. K., Pattanaik, M., & Raj, B. (2015). INDEP approach for leakage reduction in nanoscale CMOS circuits. International Journal of Electronics, 102(2), 200–215.

    Article  Google Scholar 

  12. Abdollahi, A., Fallah, F., & Pedram, M. (2004). Leakage current reduction in CMOS VLSI circuits by input vector control. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 12(2), 140–154.

    Article  Google Scholar 

  13. Hanchate, N., & Ranganathan, N. (2004). LECTOR: a technique for leakage reduction in CMOS circuits. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 12(2), 196–205.

    Article  Google Scholar 

  14. http://ptm.asu.edu/

  15. Sun, K., Mou, S., Qiu, J., Wang, T., & Gao, H. (2018). Adaptive fuzzy control for non-triangular structural stochastic switched nonlinear systems with full state constraints. IEEE Transactions on Fuzzy Systems, 27(8), 1587–1601.

    Article  Google Scholar 

  16. Qiu, J., Sun, K., Wang, T., & Gao, H. (2019). Observer-based fuzzy adaptive event-triggered control for pure-feedback nonlinear systems with prescribed performance. IEEE Transactions on Fuzzy Systems, 27(11), 2152–2162.

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. School of Electronics and Communication Engineering, Shri Mata Vaishno Devi University, Katra, 182320, India

    Umayia Mushtaq & Vijay Kumar Sharma

Authors
  1. Umayia Mushtaq
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Vijay Kumar Sharma
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Vijay Kumar Sharma.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Mushtaq, U., Sharma, V.K. Performance analysis for reliable nanoscaled FinFET logic circuits. Analog Integr Circ Sig Process 107, 671–682 (2021). https://doi.org/10.1007/s10470-020-01765-z

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10470-020-01765-z

Keywords

Search

Navigation