Skip to main content
SpringerLink
Log in

Hardware efficient block matching algorithm based on modified differential evolution optimization for fast motion estimation

  • Published:
Analog Integrated Circuits and Signal Processing Aims and scope Submit manuscript

Abstract

Nowadays, the requirement of quality videos can increase due to the growth of video coding applications, but most applications affected by motion estimation. Recently block matching (BM) algorithms performed very effective and simple for implementation than other motion estimations approach. Different BM architectures are used to estimate the motion with real-time speed but not in quality factors. In this paper, we concentrate to enhance both metrics are speed and quality. The hardware design of BM algorithm is implemented using the modified differential evolution optimization (MDEO), which provides the quality requirement without affecting the area, power, and delay. The main objective of our MDEO-BM algorithm is to computes the motion vector as faster manner without compromising quality. Hardware structure of our MDEO-BM algorithm implemented in Verilog language using Virtex-6 FPGA family and synthesized using Xilinx ISE Design Suite 14.5. The proposed architecture of MDEO-BM algorithm achieves a critical path delay of 4.487 ns and the maximum frequency of 222.875 MHz. The performance of proposed architecture is analyzed by delay, area, and power and quality of estimated motion vectors are analyzed by PSNR with different test video sequences. Simulation results shows that our MDEO-BM algorithm performs efficient in terms of hardware utilization, power consumption, maximum clock frequency and quality metrics.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9

Similar content being viewed by others

References

  1. Cirrincione, G., & Cirrincione, M. (2003). A novel self-organizing neural network for motion segmentation. Applied Intelligence, 18(1), 27–35.

    Article  MATH  Google Scholar 

  2. Risinger, L., & Kaikhah, K. (2007). Motion detection and object tracking with discrete leaky integrate-and-fire neurons. Applied Intelligence, 29(3), 248–262.

    Article  Google Scholar 

  3. Kang, J., Kim, S., An, S., & Oh, S. (2010). A new approach to simultaneous localization and map building with implicit model learning using neuro evolutionary optimization. Applied Intelligence, 36(1), 242–269.

    Article  Google Scholar 

  4. Kang, J., Kim, S., An, S., & Oh, S. (2010). A new approach to simultaneous localization and map building with implicit model learning using neuro evolutionary optimization. Applied Intelligence, 36(1), 242–269.

    Article  Google Scholar 

  5. Tzovaras, D., Kompatsiaris, I., & Strintzis, M. (1999). 3D object articulation and motion estimation in model-based stereoscopic videoconference image sequence analysis and coding. Signal Processing: Image Communication, 14(10), 817–840.

    Google Scholar 

  6. Barron, J., Fleet, D., & Beauchemin, S. (1994). Performance of optical flow techniques. International Journal of Computer Vision, 12(1), 43–77.

    Article  Google Scholar 

  7. Skowronski, J. (1999). Pel recursive motion estimation and compensation in subbands. Signal Processing: Image Communication, 14(5), 389–396.

    Google Scholar 

  8. Huang, Y., Chen, C., Tsai, C., Shen, C., & Chen, L. (2006). Survey on block matching motion estimation algorithms and architectures with new results. Journal of VLSI Signal Processing Systems for Signal, Image and Video Technology, 42(3), 297–320.

    Article  MATH  Google Scholar 

  9. MPEG4. (2000). Information technology coding of audio visual objects part 2: visual, JTC1/SC29/WG11, ISO/IEC14469-2 (MPEG- 4Visual).

  10. H.264. (2003). Joint video team (JVT) of ITU-T and ISO/IEC JTC1, Geneva, JVT of ISO/IEC MPEG and ITU-T VCEG, JVTg050r1, draft ITU-TRec. and final draft international standard of joint video specification (ITU-T Rec.H.264-ISO/IEC14496- 10AVC).

  11. Wiegand, T., Sullivan, G., Bjontegaard, G., & Luthra, A. (2003). Overview of the H.264/AVC video coding standard. IEEE Transactions on Circuits and Systems for Video Technology, 13(7), 560–576.

    Article  Google Scholar 

  12. Sullivan, G., Ohm, J., Han, W., & Wiegand, T. (2012). Overview of the high efficiency video coding (HEVC) standard. IEEE Transactions on Circuits and Systems for Video Technology, 22(12), 1649–1668.

    Article  Google Scholar 

  13. Chan, Yui-Lam, & Siu, Wan-Chi. (2001). An efficient search strategy for block motion estimation using image features. IEEE Transactions on Image Processing, 10(8), 1223–1238.

    Article  MATH  Google Scholar 

  14. Tomioka, Y., Takasu, R., Aoki, T., Hosoya, E., & Kitazawa, H. (2014). FPGA implementation of exclusive block matching for robust moving object extraction and tracking. IEICE Transactions on Information and Systems, 97(3), 573–582.

    Article  Google Scholar 

  15. Jehng, Yeu-Shen, Chen, Liang-Gee, & Chiueh, Tzi-Dar. (1993). An efficient and simple VLSI tree architecture for motion estimation algorithms. IEEE Transactions on Signal Processing, 41(2), 889–900.

    Article  Google Scholar 

  16. Wu, M. (2011). Efficient motion estimation algorithms for video coding. Advanced Materials Research, 225–226, 953–956.

    Article  Google Scholar 

  17. Jong, H.-M., Chen, L.-G., & Chiueh, T.-D. (1994). Parallel architectures for 3-step hierarchical search block-matching algorithm. IEEE Transactions on Circuits and Systems for Video Technology, 4(4), 407–416.

    Article  Google Scholar 

  18. Lakamsani, P. (1997). An architecture for enhanced three step search generalized for hierarchical motion estimation algorithms. IEEE Transactions on Consumer Electronics, 43(2), 221–227.

    Article  Google Scholar 

  19. Jing, X., & Chau, L. (2004). An efficient three-step search algorithm for block motion estimation. IEEE Transactions on Multimedia, 6(3), 435–438.

    Article  Google Scholar 

  20. Zhu, S., & Ma, K. (2000). Correction to “A new diamond search algorithm for fast block-matching motion estimation”. IEEE Transactions on Image Processing, 9(3), 525–525.

    Article  Google Scholar 

  21. Nie, Yao, & Ma, Kai-Kuang. (2002). Adaptive rood pattern search for fast block-matching motion estimation. IEEE Transactions on Image Processing, 11(12), 1442–1449.

    Article  Google Scholar 

  22. Mukherjee, R., Biswas, B., Chakrabarti, I., Dutta, P., & Ray, A. (2016). Efficient VLSI design of adaptive rood pattern search algorithm for motion estimation of high definition videos. Microprocessors and Microsystems, 45, 105–114.

    Article  Google Scholar 

  23. Cuevas, E. (2012). Block-matching algorithm based on harmony search optimization for motion estimation. Applied Intelligence, 39(1), 165–183.

    Article  Google Scholar 

  24. Cortés-Antonio, P., Rangel-González, J., Villa-Vargas, L. A., Ramírez-Salinas, M. A., Molina-Lozano, H., & Batyrshin, I. (2014). Design and implementation of differential evolution algorithm on FPGA for double-precision floating-point representation. Acta Polytechnica Hungarica, 11(4), 139–153.

    Google Scholar 

  25. Biswas, B., Mukherjee, R., Saha, P., & Chakrabarti, I. (2015). An efficient VLSI architecture of the enhanced three step search algorithm. Journal of the Institution of Engineers (India): Series B, 97(3), 303–309.

    Article  Google Scholar 

  26. Hsia, S., & Hong, P. (2010). Very large scale integration (VLSI) implementation of low-complexity variable block size motion estimation for H.264/AVC coding. IET Circuits, Devices & Systems, 4(5), 414.

    Article  Google Scholar 

  27. Mukherjee, R., Sheth, K., Dhar, A., Chakrabarti, I., & Sengupta, S. (2014). High performance VLSI architecture for three-step search algorithm. Circuits, Systems, and Signal Processing, 34(5), 1595–1612.

    Article  Google Scholar 

  28. Shah, N., & Dalal, U. (2015). Hardware efficient double diamond search block matching algorithm for fast video motion estimation. Journal of Signal Processing Systems, 82(1), 115–135.

    Article  Google Scholar 

  29. Ndili, O., & Ogunfunmi, T. (2011). Algorithm and architecture co-design of hardware-oriented, modified diamond search for fast motion estimation in H.264/AVC. IEEE Transactions on Circuits and Systems for Video Technology, 21(9), 1214–1227.

    Article  Google Scholar 

  30. Yin, H., Park, D., & Zhang, X. (2013). Buffer structure optimized VLSI architecture for efficient hierarchical integer pixel motion estimation implementation. Journal of Real-Time Image Processing, 11(3), 507–525.

    Article  Google Scholar 

  31. El-Ashry, R., Rehan, M., Kamchouchi, H. & Gebali, F. (2011). Performance-optimized FPGA implementation for the flexible triangle search block-based motion estimation algorithm. In 2011 24th Canadian conference on electrical and computer engineering (CCECE).

  32. Hoe, D., Comer, J., Cerda, J., Martinez, C., & Shirvaikar, M. (2012). Cellular automata-based parallel random number generators using FPGAs. International Journal of Reconfigurable Computing, 2012, 1–13.

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. BVRIT Hyderabad College of Engineering for Women, Hyderabad, India

    M. Praveena

  2. Department of ECE, JNTUK University College of Engineering, Narasaraopet, Andhra Pradesh, India

    N. Balaji

  3. VNR Vignana Jyothi Institute of Engineering and Technology, Hyderabad, India

    C. D. Naidu

Authors
  1. M. Praveena
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. N. Balaji
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. C. D. Naidu
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to M. Praveena.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Praveena, M., Balaji, N. & Naidu, C.D. Hardware efficient block matching algorithm based on modified differential evolution optimization for fast motion estimation. Analog Integr Circ Sig Process 100, 389–404 (2019). https://doi.org/10.1007/s10470-018-1348-5

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10470-018-1348-5

Keywords

Search

Navigation