Abstract
In this paper, a new circuit is proposed for enhancing the performance of the wide fan-in OR footless domino circuits in terms of noise immunity and speed. The proposed circuit is the modification of standard footless domino circuit by an adding keeper controlling network between the gate of the keeper transistor and the dynamic node. The keeper controlling network consists of a PMOS transistor, a diode and delay elements to control the keeper transistor. At the beginnings of evaluation phase for either low or high inputs, the keeper controlling network turns OFF the keeper transistor, which increases the circuit speed. In the same condition (when clock is high), if all the inputs of the pull down network are low then the noise immunity of the circuit gets increased. The proposed circuit and the other previously existing circuits are demonstrated through simulations using 90-nm CMOS technology for 4, 8, 16 and 32 inputs OR gate. The simulation results for 32 inputs OR gate show that the proposed circuit reduces the power consumption, delay, and power delay product by 31.42, 0.69, and 31.91%, and the noise immunity is increased by 0.23% as compared to the HS-domino circuit.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Kao, J. T., & Chandrakasan, A. P. (2000). Dual-threshold voltage techniques for low power digital circuits. IEEE Transactions on Solid-State and Circuits, 35(7), 1009–1018.
Gupta, T. K., & Khare, K. (2013). Lector with footed-diode inverter: A technique for leakage reduction in domino circuits. Circuit, System and Signal Processing, 32(6), 2707–2722.
Kursun, V., & Friedman, E. G. (2000). Sleep switch dual threshold voltage domino logic with reduced standy leakage current. IEEE Transactions on Very Large Scale Integration (VLSI) System, 12(5), 485–496.
Liu, Z., & Kursun, V. (2006). Sleep switch dual threshold voltage domino logic with reduced subthreshold and gate oxide leakage current. Microelectronics Journal, 37, 812–820.
Liu, Z., & Kursun, V. (2007). PMOS- only sleep switch dual-threshold voltage domino logic in sub-65-nm CMOS technologies. IEEE Transactions on Very Large Scale Integration (VLSI) System, 15(12), 1311–1319.
Liu, Z., & Kursun, V. (2006). Leakage power characteristics of dynamic circuits in nanometer CMOS technologies. IEEE Transactions on Circuits and Systems, 53(8), 692–696.
Gong, N., & Guo, B. (2008). Analysis and optimization of leakage current characteristics in sub-65 nm dual-Vt footed domino circuits. Microelectronics Journal, 39, 1149–1155.
Xue, H., & Ren, S. (2017). Low power-delay-product dynamic CMOS circuit design techniques. Electronics Letters of IET, 53(5), 302–304.
Asyaei, M. (2015). A new leakage-tolerant domino circuit using voltage comparison for wide fan- in gates in deep sub-micron technology. Integration, the VLSI Journal, 51, 61–71.
Peiravi, A., & Asyaei, M. (2013). Current comparison-based domino: New low leakage high speed domino circuit for wide fan-in gates. IEEE Transactions on Very Large Scale Integration (VLSI) System, 21(5), 934–943.
Anis, M. H., Allam, M. W., & Elmasry, M. I. (2002). Energy-efficient noise-tolerant dynamic styles for scaled- down CMOS and MTCMOS technologies. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 10(2), 71–78.
Elgebaly, M., & Sachdev, M. (2002). A leakage tolerant energy efficient wide domino circuit technique. In Proceeding of the 45th midwest symposium on circuits and systems (MWSCAS) (Vol. 1, pp. 487–490).
Alvandpour, A., Krishnamurthy, K. Sourrty, & Borkar, S. Y. (2002). A sub-130 nm conditional-keeper technique. IEEE Transactions of Solid State and Circuits, 37, 633–638.
Zhao, P., Magdy, B., Pradeep, G., & Weidong, K. (2007). A low power domino with differential-controlled keeper. In Proceeding of IEEE (pp. 1625–1628).
Sharroush, S. M., Abdalla, Y. S., Dessouki, A. A., & Badawy, A. E. (2008). Speeding-up wide-fan in domino logic using a controlled strong PMOS keeper. In Proceeding of the international conference on computer and communication engineering (pp. 633–637).
Asgari, F. H., Ahmadi, M., & Wu, J. (2009). Low power high performance keeper technique for high fan-in dynamic gates. In Proceedings of European conference on circuit theory and design (ECCTD) (pp. 523–526).
Wang, J., Wu, W., Gong, N., & Hou, L. (2010). Domino gate with modified voltage keeper. In Proceedings of 11th international symposium on quality electronic design (pp. 443–446).
Frustaci, F., Corsonello, P., & Cocorullo, G. (2007). A new noise-tolerant dynamic logic circuit design. In Proceedings of research in microelectronics and electronics conference (PRIME) (pp. 233–236).
Oh, K. I. & Kim, L. S. (2003). A clock delayed sleep mode domino logic for wide dynamic OR gate. In Proceedings in ISLPED (pp. 176–179).
Jung, S. O. (2001). Skew-tolerant high speed (STHS) domino logic. In Proceedings of ISCAS (Vol. 4, pp. 154–157).
Yeganeh, H., Darvishan, A. H., & Amirabadi, A. (2007). Noise tunable clock delayed domino logic using latched keeper. In IEEE international conference on microelectronics (ICM) (pp. 187–190).
Jeyasingh, R. G. D., Bhat, N., & Amrutur, B. (2011). Adaptive keeper design for dynamic logic circuits using rate sensing technique. IEEE Transactions on Very Large Scale Integration (VLSI) System, 19, 295–304.
Berkeley Predictive Technology Model (BPTM). Retrieved 2015 from http://www.device.eecs.berkeley.edu/wptm/download.htm.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Pandey, A.K., Upadhyay, S., Gupta, T.K. et al. Low power, high speed and noise immune wide-OR footless domino circuit using keeper controlled method. Analog Integr Circ Sig Process 100, 79–91 (2019). https://doi.org/10.1007/s10470-018-1336-9
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10470-018-1336-9