Abstract
This paper presents a mixed-signal implementation of complex-valued FIR filter bank using a memristor-based approximate multiplier. First, a memristor-based vector–matrix multiplier was developed for complex number multiplications and then it was extended to perform the convolution operation. Finally, it was utilized for filtering application to study the potential capability of the memristor-based multipliers for accelerating digital signal processing. To evaluate the design, datasets presented by TDFIR kernel of HPEC benchmark suite, which include complex computations, were used. For simulations, Ngspice mixed-signal circuit simulator has been employed as a shared library in C++ programming environment. According to simulation results, using 6-bit accuracy for a 64 × 64 filter bank, the performance can be increased up to ~ 3 GFLOPS while presenting efficiency of ~ 4 GFLOPS/W. The results show that memristor-based mixed-signal architectures can be considered as favorable candidates for accelerating digital signal processing.
Similar content being viewed by others
References
Amant, R. St. (2014). Enabling high-performance, mixed-signal approximate computing. UT Ph.D. Dissertation.
Amant, R St, Yazdanbakhsh, A., Park, J., Thwaites, B., Esmaeilzadeh, H., Hassibi, A., et al. (2014). General-purpose code acceleration with limited-precision analog computation. Annual International Symposium on Computer Architecture, 42(3), 505–516.
Kruijf, M. D., Nomura, S., & Sankaralingam, K. (2010). Relax: An architectural framework for software recovery of hardware faults. International Symposium on Computer Architecture, 38(3), 497–508.
Samadi, M., Lee, J., Jamshidi, D. A., Hormati, A., & Mahlke, S. (2013). Sage: Self-tuning approximation for graphics engines. In IEEE/ACM international symposium on microarchitecture (pp. 13–24).
Sampson, A., Dietl, W., Fortuna, E., Gnanapragasam, D., Ceze, L., & Grossman, D. (2011). Enerj: Approximate data types for safe and general low power computation. In Proceedings of the 32nd ACM SIGPLAN conference on programming language design and implementation (pp. 164–174).
Han, J., & Orshansky, M. (2013). Approximate computing: An emerging paradigm for energy-efficient design. In IEEE European test symposium (pp. 1–6).
Esmaeilzadeh, H., Blem, E., Amant, R St, Sankaralingam, K., & Burger, D. (2012). Dark silicon and the end of multicore scaling. IEEE Micro Top Picks from the Computer Architecture Conferences, 32(3), 122–134.
Esmaeilzadeh, H., Blem, E., Amant, R. S., Sankaralingam, K., & Burger, D. (2013). Power challenges may end the multicore era. Communications of the ACM, 56(2), 93–102.
Hardavellas, N., Ferdman, M., Falsafi, B., & Ailamaki, A. (2011). Toward dark silicon in servers. IEEE Micro, 31(4), 6–15.
Esmaeilzadeh, H., Blem, E., Amant, R. St., Sankaralingam, K., & Burger, D. (2011). Dark silicon and the end of multicore scaling. In Annual international symposium on computer architecture (ISCA) (pp. 365–376).
Williams, R. (2008). How we found the missing memristor. IEEE Spectrum, 45(12), 28–35.
Strukov, D. B., Snider, G. S., Stewart, D. R., & Williams, R. S. (2008). The missing memristor found. Nature, 453, 80–83.
Yazdanbakhsh, A., Amant, R. St., Thwaites, B., Park, J., Esmaeilzadeh, H., & Hassibi, A. (2014). Toward general-purpose code acceleration with analog computation. In Workshop on approximate computing across the system stack (WACAS) in conjunction with ASPLOS (pp. 1–7).
Gao, X. Q., Nguyen, T. Q., & Strang, G. (2002). A study of two-channel complex-valued filterbanks and wavelets with orthogonality and symmetry properties. IEEE Transactions on Signal Processing, 50(4), 824–833.
Hu, M., Strachan, J. P., Li, Z., Grafals, E. M., Davila, N., & Graves, C. (2016). Dot-product engine to accelerate matrix–vector multiplication. In ACM/EDAC/IEEE 53nd design automation conference (DAC).
Xia, L., Gu, P., Li, B., Tang, T., Yin, X., et al. (2016). Technological exploration of RRAM crossbar array for matrix-vector multiplication. Journal of Computer Science and Technology, 31(1), 3–19.
Cui, J., & Qiu, Q. (2016). Towards memristor based accelerator for sparse matrix vector multiplication. In IEEE international symposium on circuits and systems (ISCAS) (pp. 121–124).
Nourazar, M., Rashtchi, V., Azarpeyvand, A., & Merrikh-Bayat, F. (2017). Memristor-based approximate matrix multiplier. Analog Integrated Circuits and Signal Processing, 93(2), 363–373.
Mirebrahimi, S. N., & Merrikh-Bayat, F. (2014). Programmable discrete-time type I and type II FIR filter design on the memristor crossbar structure. Analog Integrated Circuits and Signal Processing, 79(3), 529–541.
Merrikh-Bayat, F., Alibart, F., Gao, L., Dmitri B., & Strukov, D. B. (2016). A reconfigurable FIR Filter with memristor-based weights, arXiv preprint arXiv:1608.05445.
Chua, L. O. (1971). Memristor-the missing circuit element. IEEE Transactions on Circuit Theory, 18(5), 507–519.
Adamatzky, A., & Chua, L. O. (2014). Memristor networks. New York: Springer.
Vourkas, I., & Sirakoulis, G. C. (2016). Memristor-based nanoelectronic computing circuits and architectures. Berlin: Springer.
Sah, M. P., Kim, H., & Chua, L. O. (2014). Brains are made of memristors. IEEE Circuits and Systems Magazine, 14(1), 12–36.
Thomas, A. (2013). Memristor-based neural networks. Journal of Physics. D: Applied Physics, 46(9), 1–12.
Starzyk, J. A., & Basawaraj, (2014). Memristor crossbar architecture for synchronous neural networks. IEEE Transaction on Circuits and Systems, 61-I(8), 2390–2401.
Mouttet, B. L. (2009). Crossbar comparator, U.S. Patent No. 7,564,262.
Mouttet, B. L. (2009). Crossbar waveform driver circuit, US Patent No. 7,576,565.
Khalid, M., & Singh, J. (2016). Memristor based unbalanced ternary logic gates. Analog Integrated Circuits and Signal Processing, 87(3), 399–406.
Merrikh-Bayat, F., Shouraki, S. B., & Merrikh-Bayat, F. (2014). Memristive fuzzy edge detector. Journal of Real-Time Image Processing, 9(3), 479–489.
Merrikh-Bayat, F., Merrikh-Bayat, F., & Shouraki, S. B. (2014). The neuro-fuzzy computing system with the capacity of implementation on a memristor crossbar and optimization-free hardware training. IEEE Transactions on Fuzzy Systems, 22(5), 1272–1287.
Liu, X., Mao, M., Li, H., Chen, Y., Jiang, H., Yang, J. J. et al. (2014). A heterogeneous computing system with memristor-based neuromorphic accelerators. In High performance extreme computing conference (HPEC) (pp. 1–6).
Alibart, F., Gao, L. G., Hoskins, B. D., & Strukov, D. B. (2012). High precision tuning of state for memristive devices by adaptable variation-tolerant algorithm. Nanotechnology, 23(7), 1–7.
Yi, W., Perner, F., Qureshi, M. S., Abdalla, H., Pickett, D. M., Joshua, J. Y., et al. (2011). Feedback write scheme for memristive switching devices. Applied Physics A, 102(4), 973–982.
Gao, L., Merrikh-Bayat, F., Alibart, F., Guo, X., Hoskins, B. D., Cheng, K. et al. (2013). Digital-to-analog and analog-to-digital conversion with metal oxide memristors for ultra-low power computing. In IEEE/ACM international symposium on nanoscale architectures (NANOARCH).
Nasri, B., Sebastian, S. P., You, K.-D., RanjithKumar, R., & Shahrjerdi, D. (2015). A 700uW 1GS/s 4-bit folding-flash ADC in 65 nm CMOS for wideband wireless communications, arXiv:1612.04855.
Radwan, A. G., & Fouda, M. E. (2015). On the mathematical modeling of memristor, memcapacitor, and meminductor. Berlin: Springer.
Shrivastava, A., Khalid, M., Singh, K., & Singh, J. (2014). Improved dual sided doped memristor: Modelling and applications. The Journal of Engineering, 2014(5), 219–226.
Merrikh-Bayat, F., Hoskins, B., & Strukov, D. B. (2015). Phenomenological modeling of memristive devices. Applied Physics A, 118, 779–786.
Prezioso, M., Merrikh-Bayat, F., Hoskins, B., Adam, G., Likharev, K. K., & Strukov, D. B. (2015). Training and operation of an integrated neuromorphic network based on metal-oxide memristors. Nature, 521, 61–64.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Nourazar, M., Rashtchi, V., Merrikh-Bayat, F. et al. Towards memristor-based approximate accelerator: application to complex-valued FIR filter bank. Analog Integr Circ Sig Process 96, 577–588 (2018). https://doi.org/10.1007/s10470-018-1209-2
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10470-018-1209-2