Skip to main content

Advertisement

Log in

99.83% Switching energy reduction over conventional scheme for SAR ADC without reset energy

  • Mixed Signal Letter
  • Published:
Analog Integrated Circuits and Signal Processing Aims and scope Submit manuscript

Abstract

A high-efficient switching method for successive approximation register (SAR) analogue-to-digital converter (ADC) is proposed. With the proposed variable resolution SAR ADC architecture, the average switching energy and area can be reduced by 99.60 and 73.54% respectively compared to the conventional scheme. Combined with C–2C capacitor array and unilateral monotonic scheme, the proposed two-step architecture achieves 99.83% less average switching energy and 76.37% less area reduction over the conventional approach. Furthermore, these two methods have no rest energy consumption.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10

References

  1. Liu, C. C., Chang, S. J., Huang, G. Y., & Lin, Y. Z. (2010). A 10-bit 50-MS/s SAR ADC with a monotonic capacitor switching procedure. IEEE Journal of Solid-State Circuits, 45(4), 731–740.

    Article  Google Scholar 

  2. Zhu, Y., Chan, C. H., Chio, U. F., & Sin, S. W. (2010). A 10-bit 100-MS/s reference-free SAR ADC in 90 nm CMOS. IEEE Journal of Solid-State Circuits, 46(6), 1111–1121.

    Article  Google Scholar 

  3. Srinivasan, S. R., & Balsara, P. T. (2014). Energy-efficient sub-DAC merging scheme for variable resolution SAR ADC. Electronics Letters, 50(20), 1421–1423.

    Article  Google Scholar 

  4. Yuan, C., & Lam, Y. (2012). Low-energy and area-efficient tri-level switching scheme for SAR ADC. Electronics Letters, 48(9), 482–483.

    Article  Google Scholar 

  5. Xie, L., Wen, G., Liu, J., & Wang, Y. (2014). Energy-efficient hybrid capacitor switching scheme for SAR ADC. Electronics Letters, 50(1), 22–23.

    Article  Google Scholar 

  6. Ni, Y., Liu, L., & Xu, S. (2015). Mixed capacitor switching scheme for SAR ADC with highest switching energy efficiency. Electronics Letters, 51(6), 466–467.

    Article  Google Scholar 

  7. Tong, X., & Ghovanloo, M. (2015). Energy-efficient switching scheme in SAR ADC for biomedical electronics. Electronics Letters, 51(9), 676–678.

    Article  Google Scholar 

  8. Hu, Y. F., Liu, A., Li, B., & Wu, Z. (2017). Closed-loop charge recycling switching scheme for SAR ADC. Electronics Letters, 53(2), 66–68.

    Article  Google Scholar 

  9. Yu, W., Sen, S., & Leung, B. H. (1999). Distortion analysis of MOS track-and-hold sampling mixers using time-varying Volterra series. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 46(2), 101–113.

    Article  Google Scholar 

Download references

Acknowledgements

This work is supported by the Strategic international scientific and technological innovation cooperation key Projects (2016YFE0207000), the Natural Science Foundation of Shaanxi Province of China (2016JM6067), the National Natural Science Foundation of China (61076031) and Aeronautical Science Foundation of China (20120281).

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Jueping Cai.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Xin, X., Cai, J. & Xie, R. 99.83% Switching energy reduction over conventional scheme for SAR ADC without reset energy. Analog Integr Circ Sig Process 94, 519–528 (2018). https://doi.org/10.1007/s10470-018-1113-9

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10470-018-1113-9

Keywords

Navigation