Skip to main content
Log in

Cite this article


The analog circuit design approach based on local biasing is shown to be very attractive as it removes the nonlinearity in the biasing procedure. Based on this design approach, we offer a new technique for the sizing of analog integrated circuits. The proposed technique is based on the relations that exist between linear elements of a cut-set or a loop when the voltages and currents in the remaining elements are held fixed. These relations enable the designer to fix a circuit variable (biasing current or voltage of a transistor) in exchange for a set of interrelated element values that can be independently changed. The proposed procedure allows us to directly change the element values or the DC parameter values for the active loads without being concerned about the DC biasing. Therefore, the circuit designer is able to manage tradeoffs in the design by comparing multiple solutions that meet the desired criteria. Moreover, multiple circuit simulations are not necessary in the case when any of the calculated element values is not realistic or workable.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10


  1. Barros, M., Guilherme, J., & Horta, N. (2010). Analog circuits and systems optimization based on evolutionary computation techniques. New York: Springer.

    Book  MATH  Google Scholar 

  2. Litovski, V., & Zwolinski, M. (1997). VLSI circuit simulation and optimization. Dordrecht: Kluwer Academic Publishers.

    Google Scholar 

  3. Gielen, G., Walscharts, H., & Sansen, W. (1990). Analog circuit design optimization based on symbolic simulation and simulated annealing. IEEE Journal of Solid-State Circuits, 25(3), 707–713.

    Article  Google Scholar 

  4. Koh, H., Sequin, C., & Gray, P. (1990). OPASYN: A compiler for CMOS operational amplifiers. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 9(2), 113–125.

    Article  Google Scholar 

  5. Harjani, R., Rutenbar, R., & Carley, R. (1989). OASYS a framework for analog circuit synthesis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 8(12), 1247–1265.

    Article  Google Scholar 

  6. El-Turkey, F., & Perry, E. (1989). BLADES: An artificial intelligence approach to analog circuit design. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 8(6), 680–692.

    Article  Google Scholar 

  7. Degrauwe, M., Nys, O., Dijkstra, E., et al. (1987). IDAC: An interactive design tool for analog CMOS circuits. IEEE Journal of Solid-State Circuits, 22(6), 1106–1115.

    Article  Google Scholar 

  8. Melville, R., Trajkovic, L., Fang, S., & Watson, L. (1993). Artificial parameter homotopy methods for the DC operating point problem. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 12(6), 861–877.

    Article  Google Scholar 

  9. Roychowdhury, J., & Melville, R. (2006). Delivering global DC convergence for large mixed-signal circuits via homotopy/continuation methods. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 25(1), 66–78.

    Article  Google Scholar 

  10. Lee, J., & Chiang, H. (2001). Constructive homotopy methods for finding all or multiple DC operating points of nonlinear circuits and systems. IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, 48(1), 35–50.

    Article  MathSciNet  MATH  Google Scholar 

  11. Guerra-Gómez, I., McConaghy, T., & Tlelo-Cuautl, E. (2013). Operating-point driven formulation for analog computer-aided design. Analog Integrated Circuits and Signal Processing, 74(1), 345–353.

    Article  Google Scholar 

  12. Torres-Munoz, D., & Tielo-Cuautle, E. (2005). Automatic biasing and sizing of CMOS analog integrated circuits. In 48th Midwest symposium on circuits and systems 2005 (Vol. 1, pp. 915–918).

  13. Binkley, D., Hopper, C., Tucker, S., Moss, B., Rochelle, J., & Foty, D. (2003). A CAD methodology for optimizing transistor current and sizing in analog CMOS design. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 22(2), 225–237.

    Article  Google Scholar 

  14. McConaghy, T., Palmers, P., Steyaert, M., & Gielen, G. (2009). Variation-aware structural synthesis of analog circuits via hierarchical building blocks and structural homotopy. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 28(9), 1281–1294.

    Article  Google Scholar 

  15. Murray-Lasso, M., & Kozemchak, E. (1970). Foundations of computer-aided circuit design by singular imbedding. IEEE Transactions on Circuit Theory, 17(1), 105–112.

    Article  Google Scholar 

  16. Verhoeven, C., Van Staveren, A., Monna, G., Kouwenhoven, M., & Yildiz, E. (2003). Structured electronic design: Negative-feedback amplifiers. Dordrecht: Kluwer Academic Publishers.

    Book  MATH  Google Scholar 

  17. Tlelo-Cuautle, E. (2011). Advances in analog circuits. InTech Publisher.

  18. Hashemian, R., (2010). Local biasing and the use of nullator-norator pairs in analog circuits designs. VLSI Design, 2010, 19–30.

  19. Hashemian, R. (2014). Fixator-norator pairs versus direct analytical tools in performing analog circuit designs. IEEE Transactions on Circuits and Systems II: Express Briefs, 61(8), 569–573.

    Article  Google Scholar 

  20. Hashemian, R. (2012). Application of fixator-norator pairs in designing active loads and current mirrors in analog integrated circuits. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 20(12), 2220–2231.

    Article  Google Scholar 

  21. Rohith Krishnan, R., & Krishnakumar, S. (2014). Practical biasing design for analog circuits. International Journal of Engineering Research and Technology, 3(7), 910–917.

    Google Scholar 

  22. Rohith Krishnan, R., & Krishna Kumar, S. (2015). A linear like methodology for source allocation and biasing design of non-linear devices in analog circuits. In: 2015 Fifth international conference on advances in computing and communications (ICACC) (pp. 461–464).

  23. Kumar, P., & Senani, R. (2002). Bibliography on nullors and their applications in circuit analysis, synthesis and design. Analog Integrated Circuits and Signal Processing, 33(1), 65–76.

    Article  Google Scholar 

  24. Schmid, H. (2000). Approximating the universal active element. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 47(11), 1160–1169.

    Article  Google Scholar 

  25. Tlelo-Cuautl, E., & Sarmiento-Reyes, L. A. (2000). Biasing analog circuits using the nullor concept. In Southwest symposium on mixed-signal design (pp. 27–30).

  26. Tlelo-Cuautle, E., Martínez-Romero, E., Sánchez-López, C., & Tan, S. (2009). Symbolic formulation method for mixed-mode analog circuits using nullors. In 16th IEEE international conference on electronics, circuits and systems—(ICECS 2009).

Download references

Author information

Authors and Affiliations


Corresponding author

Correspondence to Srdjan Dragomira Djordjevic.

Rights and permissions

Reprints and Permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Djordjevic, S.D. Analog circuit sizing using local biasing. Analog Integr Circ Sig Process 93, 299–308 (2017).

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: