Skip to main content
SpringerLink
Log in

A new gain-enhanced and slew-rate-enhanced folded-cascode op amp

  • Published:
Analog Integrated Circuits and Signal Processing Aims and scope Submit manuscript

Abstract

This paper describes a gain enhancement method and also a slew-rate enhancement scheme for folded-cascode amplifiers which uses positive feedback + transconductance increaser method for the sake of gain increment that gives rise to approximately 21 db of increment in the amount of the gain. An approach for increasing the slew-rate has also been employed which has increased the slew-rate of the amplifier approximately 5 times the conventional folded-cascode one as well as the triple folded-cascode one. Also the settling time and consequently the speed of the circuit is improved remarkably i.e. over 6 times the conventional folded-cascode and triple folded cascode ones. The amplifier has been designed in TSMC RF 0.18 μm and consumes 920 µw of power meanwhile provides 67 db for gain, 581 MHz for UGBW, 69° for phase margin, 793 V/µS for slew-rate and 3.2 nS for large-signal settling time as well as the gain-error of the amplifier for large-signal is approximately 0.5 %. The layout of the circuit has also been carried out in Cadence and demonstrates that the op amp occupies 41 µm × 61 µm (0.002 \(\text{mil}^{2}\)) of the die area. The post-layout-simulation of the op amp was also fulfilled and the results are displayed.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15

Similar content being viewed by others

References

  1. Razavi, B. (2001). Design of analog CMOS integrated circuits. New York: McGraw-Hill.

    Google Scholar 

  2. Gray, P. R., Hurst, P. J., Lewis, S. H., & Meyer, R. G. (2009). Analysis and design of analog integrated circuits (Vol. 5). New York: Wiley.

    Google Scholar 

  3. Carusone, T. C., Johns, D. A., & Martin, K. W. (2011). Analog integrated circuit design (Vol. 2). New York: Wiley.

    Google Scholar 

  4. Baker, R. J. (2010). CMOS circuit design, layout, and simulation (Vol. 3). New York: Wiley.

    Book  Google Scholar 

  5. Assaad, R. S., & Martinez, J. S. (2009). The recycling folded cascode: A general enhancement of the folded cascode amplifier. IEEE Journal of Solid State Circuits, 44(9), 2535–2542.

    Article  Google Scholar 

  6. Bult, K., & Geelen, G. J. G. M. (1990). A fast-settling CMOS op amp for SC circuits with 90-dB DC gain. IEEE Journal of Solid State Circuits, 25(6), 1379–1384.

    Article  Google Scholar 

  7. Degrauwe, M. G., Rijmenants, J., Vittoz, E. A., & Deman, H. J. (1982). Adaptive biasing CMOS amplifiers. IEEE Journal of Solid State Circuits, 17(3), 522–552.

    Article  Google Scholar 

  8. Sakurai, S., Zarabadi, S.R., & Ismail, M. (1990). Folded-cascode operational amplifier with slew enhancement circuit. Proceedings of IEEE International Symposium on Circuits and Systems, New Orleans, May 1990, pp. 3205–3208

Download references

Author information

Authors and Affiliations

  1. Analog Integrated Circuit Design Research Laboratory, Tabriz, Iran

    Mahdieye Pourabdollah

Authors
  1. Mahdieye Pourabdollah
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Mahdieye Pourabdollah.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Pourabdollah, M. A new gain-enhanced and slew-rate-enhanced folded-cascode op amp. Analog Integr Circ Sig Process 88, 43–56 (2016). https://doi.org/10.1007/s10470-016-0739-8

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10470-016-0739-8

Keywords

Search

Navigation