Analog Integrated Circuits and Signal Processing

, Volume 82, Issue 1, pp 297–307 | Cite as

Accurate delay models of CMOS CML circuits for design optimization

Article

Abstract

This paper presents accurate delay models of current-mode logic (CML) circuits for equation-based circuit optimization. We propose accurate edge-rate-dependent delay models of a CML buffer, a latch, and a multiplexer. Newly proposed delay models have compatibility with geometric programming and scalability for the hierarchical design of CML-based circuits, thereby enabling true constraint-driven equation-based design optimization. In order to validate these models, we show the modeling errors of unit CML gates over a wide range of delay and edge rates. N-stage CML buffers and a 28 Gb/s serializer in 45 nm CMOS technology are optimized for minimum power dissipation. The numerical experiments indicates that the proposed delay models can guarantee the intended operation of CML-based circuits when used in the equation-based design optimization.

Keywords

CMOS Current-mode logic gates Delay model Geometric programming Serializer 

References

  1. 1.
    Hershenson, M., Boyd, S., & Lee, T. H. (2001). Optimal design of a CMOS op-amp via geometric programming. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 20(1), 1–21.CrossRefGoogle Scholar
  2. 2.
    Colleran, D., Portmann, C., Hassibi, A., Crusius, C., Mohan, S., Boyd, S., et al. (2003). Optimization of phase-locked loop circuits via geometric programming. Proc. IEEE Custom Integrated Circuits Conference, 377–380.Google Scholar
  3. 3.
    Eeckelaert, T., Daems, W., Gielen, G., & Sansen, W. (2004). Generalized simulation-based posynomial model generation for analog integrated circuits. Analog Integrated Circuits and Signal Processing, 40(3), 193–203.CrossRefGoogle Scholar
  4. 4.
    Hassan, H., Anis, M., & Elmarsry, M. (2005). Mos current mode circuits: Analysis, design and variability. IEEE Transactions on Very Large Scale Integrated (VLSI) Systems, 13(8), 885–898.CrossRefGoogle Scholar
  5. 5.
    Musa, O., & Shams, M. (2010). An efficient delay model for MOS current-mode logic automated design and optimization. IEEE Transactions on Circuits and Systems 1, Regular Papers, 57(8), 2041–2052.CrossRefMathSciNetGoogle Scholar
  6. 6.
    Caruso, G. (2013). A delay model valid in all the regions of operation of the MOS transistor for the energy-efficient design of MCML gates. IEICE Electronics Express, 10(17), 1–10.CrossRefGoogle Scholar
  7. 7.
    Seckin, U., & Ken Yang, C. K. (2008). A comprehensive delay model for CMOS CML circuits. IEEE Transactions on Circuits and Systems 1, Regular Papers, 55(9), 2608–2618.CrossRefGoogle Scholar
  8. 8.
    Boyd, S., & Vendenberghe, L. (2003). Convex optimization. Cambridge: Cambridge University Press.Google Scholar
  9. 9.
    Kim, J., Vandenberghe, L., & Ken Yang, C. K. (2010). Convex piecewise-linear modeling method for circuit optimization via geometric programming. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 29(11), 1823–1827.CrossRefGoogle Scholar
  10. 10.
    Kim, J. (2013). A convex macromodeling of dynamic comparator for analog circuit synthesis. Analog Integrated Circuits and Signal Processing, 77(2), 299–305.CrossRefGoogle Scholar
  11. 11.
    Sturm, J., F. (1999). Using SeDuMi 1.02, a MATLAB toolbox for optimization over symmetric cones. Optimization Methods and Software, 1112, 625–633.Google Scholar
  12. 12.
    Gray, P., Hurst, P., Lewis, S., & Meyer, R. (2010). Analysis and design of analog integrated circuits. New York: Wiley.Google Scholar
  13. 13.
    Kim, S. Y., & Wong, S. S. (2007). Closed-form RC and RLC delay models considering input rise time. IEEE Transactions on Circuits and Systems 1, Regular Papers, 54(9), 2001–2010.CrossRefGoogle Scholar
  14. 14.
    Mita, R., Palumbo, G., & Poli, M. (2007). Propagation delay of a RC chain with a ramp input. IEEE Transactions on Circuits and Systems 2, Express Briefs, 54(1), 66–70.CrossRefGoogle Scholar
  15. 15.
    Palaniappan, A., & Palermo, S. (2013). A design methodology for power efficiency optimization of high-speed equalized-electrical I/O architectures. IEEE Transactions on Very Large Scale Integrated (VLSI) Systems, 21(8), 1421–1431.CrossRefGoogle Scholar

Copyright information

© Springer Science+Business Media New York 2014

Authors and Affiliations

  1. 1.College of Information and Communication EngineeringSungkyunkwan UniversitySuwonKorea
  2. 2.Department of Electronics EngineeringKonkuk UniversitySeoulKorea

Personalised recommendations