Skip to main content
Log in

A 6.2 mW 0.024 mm2 fully-passive RF downconverter with 12 dB gain enhancement using MOS parametric amplification

  • Mixed Signal Letter
  • Published:
Analog Integrated Circuits and Signal Processing Aims and scope Submit manuscript

Abstract

This paper describes a fully-passive discrete-time switched-capacitor RF downconverter with an on-chip oscillator, that combines quadrature mixing and harmonic rejection, designed in a 130 nm digital CMOS technology. By using MOS capacitors (varactors) to perform parametric amplification, it is possible to achieve a measured gain enhancement of about 12 dB, together with 21 dB noise figure and more than 5 dBm IIP3. Operating in the VHF-III band, the downconverter core dissipates 6.2 mW and occupies 0.024 mm2.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6

References

  1. Iniewski, K. (2008). VLSI circuits for biomedical applications (Chap. 5). Norwood: Artech House.

    Google Scholar 

  2. Razavi, B. (1997). RF microelectronics. Upper Saddle River: Prentice Hall.

    Google Scholar 

  3. Ru, Z., Klumperink, E. A. M., & Nauta, B. (2010). A discrete-time mixing receiver architecture for RF-sampling software-defined radio. IEEE Journal of Solid-State Circuits, 45, 1732–1745.

    Article  Google Scholar 

  4. Lee, M. -C., Muhammad, K., & Hung, C. -M. (2009). A RF front-end with adaptive discrete-time charge-transfer filter and passive gain-boosting in 90 nm CMOS. In Proceedings of VLSI’09 (pp. 144–145), Boston.

  5. Ranganathan, S., & Tsividis, Y. (2003). A MOS capacitor-based discrete-time parametric amplifier with 1.2 V output swing and 3 μW power dissipation. In Proceedings of ISSCC’03 (pp. 406–407), San Francisco.

  6. Yoshizawa, A., & Lida, S., (2008). A gain-boosted discrete-time charge-domain FIR LPF with double-complementary MOS parametric amplifiers. In Proceedings of ISSCC’08 (pp. 68–596), San Francisco.

  7. Grozing, M., Philipp, B., & Berroth, M. (2003). CMOS ring oscillator with quadrature outputs and 100 MHz to 3.5 GHz tuning range. In Proceedings of ESSCIRC’03 (pp. 679–682).

  8. Sun, L., & Kwsniewski, T. A. (2002). A 1.25 GHz 0.35 μm monolithic CMOS PLL based on a multiphase ring oscillator. IEEE Journal of Solid-State Circuits, 36, 910–916.

    Google Scholar 

Download references

Acknowledgements

This work was supported by the Portuguese Foundation for Science and Technology (CTS multiannual funding through project PEst-OE/EEI/ UI0066/2011, project IMPACT (PTDC/EEA-ELC/101421/2008), and project DISRUPTIVE (EXCL/EEI-ELC/0261/2012).

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to L. B. Oliveira.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Custódio, J.R., Bastos, I., Oliveira, L.B. et al. A 6.2 mW 0.024 mm2 fully-passive RF downconverter with 12 dB gain enhancement using MOS parametric amplification. Analog Integr Circ Sig Process 75, 299–304 (2013). https://doi.org/10.1007/s10470-013-0049-3

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10470-013-0049-3

Keywords

Navigation