Analog Integrated Circuits and Signal Processing

, Volume 74, Issue 2, pp 467–471 | Cite as

A high-speed latched comparator with low offset voltage and low dissipation

  • Zhangming Zhu
  • Guangwen Yu
  • Hongbing Wu
  • Yifei Zhang
  • Yintang Yang
Mixed Signal Letter


An ultra high-speed latched comparator using a controlled amount of positive feedback cell has been designed in TSMC 0.18 μm CMOS technique. Transmission gate (TG) switches are used to implement the preamplifier circuit. The use of TG switches results in a reduction in the power consumption of the high-speed comparator as well as clock feedthrough and the effect of charge injection. The simulation results demonstrate that it can work at 1.25 GHz suitable for high speed applications, and consumes 273.6 μW with a power supply of 1.8 V at 100 MHz and Monte Carlo simulation shows that the comparator has a low offset voltage approximately 0.499 mV.


Latched comparator Positive feedback Transmission gate Monte Carlo analysis High-speed Low offset voltage Low dissipation 



This work was supported by the National Natural Science Foundation of China (No. 61234002, 61006028, 61204044) and the National High-tech Program of China (No. 2012AA012302, 2013AA011203).


  1. 1.
    Razavi, B., & Wooley, B. A. (1992). Design techniques for high-speed, high-resolution comparators. IEEE Journal of Solid-State Circuits, 27, 1916–1926.CrossRefGoogle Scholar
  2. 2.
    Khosrov, D. -S. (2010). A new offset cancelled latch comparator for high-speed, low-power ADCs. APCCAS, IEEE Asia Pacific Conference, Dec 6–9, Kuala Lumpur, Malaysia.Google Scholar
  3. 3.
    Ye, X., Ytterdal, T. (2010). A low-offset dynamic comparator using bulk biasing technique in digital 65 nm CMOS technology. ICSICT, 10th IEEE International Conference, Nov 1–4, Shanghai, China.Google Scholar
  4. 4.
    Stefanou, N., Sonkusale, S. R. (2004). An average low offset comparator for 1.25 Gsample/s ADC in 0.18 μm CMOS. ICECS, Proceedings of the 11th IEEE International Conference, Dec 13–15, Tel Aviv, Israel.Google Scholar
  5. 5.
    Guo, Y., Cai, T., Lu, T., Wang, Z. (2009). A novel 1GSPS low offset comparator for high speed ADC. INC, IMS and IDC. NCM’09 Fifth International Joint Conference, Aug 25–27, Seoul, Korea.Google Scholar
  6. 6.
    Razavi, B. (1995). Principle of data converter system design. New York: Wiley.Google Scholar
  7. 7.
    Figueiredo, P. M., & Vital, J. C. (2006). Low kickback noise techniques for CMOS latched comparators. IEEE Transactions on Circuits and Systems, 53, 541–545.CrossRefGoogle Scholar
  8. 8.
    Huang, X., Li, L., Zhang, Z., Chen, L. (2010). A high-speed, transmission delay stability comparator. ICSICT, 10th IEEE International Conference, Nov 1–4, Shanghai, China.Google Scholar
  9. 9.
    Allstot, D. J. (1982). A precision variable-supply CMOS comparator. IEEE Journal of Solid-State Circuits, 17, 1084–1087.CrossRefGoogle Scholar
  10. 10.
    Allen, P. E., & Holberg, D. R. (2002). CMOS analog circuit design (2nd ed., pp. 477–480). New York: Oxford.Google Scholar
  11. 11.
    He, J., Zhan, S., Chen, D., & Geiger, R. L. (2009). Analyses of static and dynamic random offset voltages in dynamic comparators. IEEE Transactions on Circuits and Systems, 56, 911–919.MathSciNetGoogle Scholar

Copyright information

© Springer Science+Business Media New York 2012

Authors and Affiliations

  • Zhangming Zhu
    • 1
  • Guangwen Yu
    • 1
  • Hongbing Wu
    • 1
  • Yifei Zhang
    • 1
  • Yintang Yang
    • 1
  1. 1.School of MicroelectronicsXidian UniversityXi’anPeople’s Republic of China

Personalised recommendations