A 0.6-V subthreshold-leakage suppressed fully differential CMOS switched-capacitor amplifier
A 0.6-V subthreshold-leakage suppressed fully differential CMOS switched-capacitor amplifier using Analog T-switch scheme in a standard 0.18 μm CMOS technology is presented. The circuit design of major building blocks is described. The performance of this circuit is demonstrated by experimental results. The experimental results confirm the capability of Analog T-switch scheme to fulfill circuit requirements.
KeywordsSubthreshold-leakage Low-voltage CMOS Switched-capacitor amplifier
This work was supported by the National Science Council, Taiwan, Republic of China, under Contract NSC99-2221-E-224-080. The authors would like to acknowledge fabrication support provided by National Chip Implementation Center (CIC). The authors would like to thank Yi-Cheng Huang and Wen-Zhe Lu for their assistance with simulation and layout.
- 7.Taur, Y., & Ning, T. H. (1998). Fundamentals of modern VLSI devices. New York: Cambridge University Press.Google Scholar
- 9.Ishida, K., Kanda, K., Tamtrakarn, A., Kawaguchi, H., & Sakurai, T. (2006). Managing subthreshold leakage in charge-based analog circuits with low-V th transistors by analog T-switch (AT-switch) and super cut-off CMOS (SCCMOS). IEEE Journal of Solid-State Circuits, 41(4), 859–867.CrossRefGoogle Scholar
- 12.Garrity, D., & Rakers, P. (1999). Common-mode output sensing circuit. U.S. Patent 5,894,284, April 13.Google Scholar