Phase-margin enhancement technique for recycling folded cascode amplifier
- 599 Downloads
A novel circuit technique for enhancing the phase-margin of the recycling folded cascode amplifier is presented. Compared to the conventional recycling folded cascade, using a high-speed current mirror, the proposed amplifier offers the advantage of cancellation of the first non-dominant pole, allowing the phase-margin to be enhanced without affecting the bandwidth. The proposed amplifier was implemented in CSMC standard 0.18 μm CMOS process. Simulation results show that the phase-margin enhancement of 20° is achieved without limiting the bandwidth.
KeywordsPhase-margin enhancement Recycling folded cascode amplifier High-speed current mirror
This work is supported by the NSFC (Grant No. 11227202).
- 1.Qian, C., Parramon, J., & Sanchez-Sinencio, E. (2011). A micropower low-noise neural recording front-end circuit for epileptic seizure detection. IEEE JSSC, 46(6), 1392–1405.Google Scholar
- 3.Assaad, R., & Silva-Martinez, J. (2009). The recycling folded cascode: A general enhancement of the folded cascode amplifier. IEEE JSSC, 44(9), 2535–2542.Google Scholar