Skip to main content
SpringerLink
Log in

A 6-bit 2.5-GS/s flash ADC using comparator redundancy for low power in 90 nm CMOS

  • Published:
Analog Integrated Circuits and Signal Processing Aims and scope Submit manuscript

Abstract

A 2.5 GS/s flash ADC, fabricated in 90 nm CMOS utilizes comparator redundancy to avoid traditional power, speed and accuracy trade-offs. The redundancy removes the need to control comparator offsets, allowing the large process-variation induced mismatch of small devices in nanometer technologies. This enables the use of small-sized, ultra-low-power comparators with clock-gating capabilities in order to reduce the power dissipation. The chosen calibration method enables an overall low-power solution and measurement results show that the ADC dissipates 30 mW at 1.2 V. With 63 comparators, the ADC achieves 3.9 effective number of bits.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14

Similar content being viewed by others

References

  1. Borkar, S., Karnik, T., Narendra, S., Tschanz, J., Keshavarzi, A., & De, V. (2003). Parameter variation and impact on circuits and microarchitecture. In IEEE Design Automation Conference, pp. 338–342.

  2. Bhunia, S., Mukhopadhyay, S., & Roy, K. (2007). Process variations and process-tolerant design. In VLSI Design, pp. 699–704.

  3. Masuda, H., Ohkawa, S., Kurokawa, A., & Aoki, M. (2005). Challenge: Variability characterization and modeling for 65- to 90-nm processes. In IEEE Custom Integrated Circuits Conference, pp. 593–599.

  4. International technology roadmap for semiconductors. Available at: http://www.itrs.net/.

  5. Newaskar, P. P., Blazquez, R., & Chandrakasan, A. R. (2002). A/D precision requirements for an ultra-wideband radio receiver. In IEEE Workshop on Signal Processing Systems, pp. 270–275.

  6. Paulus, C., et al. (2004). A 4GS/s 6b Flash ADC in 0.13 μm CMOS. In IEEE Symposium on VLSI Circuits, pp. 420–423.

  7. Donovan, C., & Flynn, M. P. (2002). A “digital” 6-bit ADC in 0.25-μm CMOS. IEEE Journal of Solid-State Circuits, 37, 432–437.

    Article  Google Scholar 

  8. Uyttenhove, K., & Steyaert, M. (2002). Speed-power-accuracy tradeoff in high-speed CMOS ADCs. Transactions on Circuits and Systems II, 49(4), 280–287.

    Article  Google Scholar 

  9. Ismail, A., & Elmasry, M. (2008). Analysis of the Flash ADC bandwidth-accuracy tradeoff in deep-submicron CMOS technologies. Transactions on Circuits and Systems II, 55(10), 1001–1005.

    Article  Google Scholar 

  10. Park, S., Palaskas, Y., & Flynn, M. P. (2007). A 4-GS/s 4-bit Flash ADC in 0.18-μm CMOS. IEEE Journal of Solid-State Circuits, 42, 1865–1872.

    Article  Google Scholar 

  11. Katyal, V., Geiger, R. L., & Chen, D. J. (2006). A new high precision low offset dynamic comparator for high resolution high speed ADCs. In IEEE Asia Pacific Conference on Circuits and Systems, pp. 4–7.

  12. Van der Plas, G., Decoutere, S., & Donnay, S. (2006). A 0.16pJ/conversion-step 2.5 mW 1.25GS/s 4b ADC in a 90 nm digital CMOS process. In IEEE International Solid-State Circuits Conference, pp. 368–377.

  13. IEEE-SA Standards Board. (2000). IEEE Standard for Terminology and Test Methods for Analog-to-digital Converters, IEEE Standard 1241-2000.

  14. Sundstrom, T., & Alvandpour, A. (2007). A kick-back reduced comparator for a 4-6-bit 3-GS/s flash ADC in a 90 nm CMOS process. In Proceedings of Mixed Design of Integrated Circuits and Systems, pp. 195–198.

  15. Kaess, F., Kanan, R., Hochet, B., & Declercq, M. (1997). New encoding scheme for high-speed flash ADC’s. In IEEE Symposium on VLSI Circuits, pp. 5–8.

  16. Choi, M., Jungeun, L., Jungho, L., & Son, H. (2008). A 6-bit 5-GSample/s Nyquist A/D converter in 65 nm CMOS. In IEEE Symposium on VLSI Circuits, pp. 16–17.

  17. Park, Y., Hwang, S., & Song, M. (2005). A 6-bit 2GSPS interpolated flash type CMOS A/D converter with a buffered DC reference and one-zero detecting encoder. In IEEE-NEWCAS Conference, pp. 51–54.

  18. Wang, I. H., & Liu, S. I. (2007). A 1 V 5-bit 5GSample/sec CMOS ADC for UWB receivers. In International Symposium on VLSI Design, Automation and Test, pp. 1–4.

  19. Deguchi, K., Suwa, N., Ito, M., Kumamoto, T., & Miki, T. (2007). A 6-bit 3.5-GS/s 0.9-V 98-mW flash ADC in 90 nm CMOS. In IEEE Symposium on VLSI Circuits, pp. 64–65.

  20. Lin, Y.-Z., Liu, Y.-T., & Chang, S.-J. (2007). A 5-bit 4.2-GS/s flash ADC in 0.13-μm CMOS. In Custom Integrated Circuits Conference, pp. 16–19.

  21. Lin, Y.-Z., Liu, C.-W., & Chang, S.-J. (2008). A 2-GS/s 6-bit flash ADC with offset calibration. In Asian Solid-State Circuits Conference, pp. 385–388.

Download references

Author information

Authors and Affiliations

  1. Division of Electronic Devices, Department of Electrical Engineering, Linköping University, 584 39, Linköping, Sweden

    Timmy Sundström & Atila Alvandpour

Authors
  1. Timmy Sundström
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Atila Alvandpour
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Timmy Sundström.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Sundström, T., Alvandpour, A. A 6-bit 2.5-GS/s flash ADC using comparator redundancy for low power in 90 nm CMOS. Analog Integr Circ Sig Process 64, 215–222 (2010). https://doi.org/10.1007/s10470-009-9391-x

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10470-009-9391-x

Keywords

Search

Navigation