An adaptive high-voltage protection and common-mode adjustment circuit for passive–active continuous-time sigma–delta ADCs
A digitally-programmable circuit is proposed to provide high-voltage protection at start-up, overload, and supply loss conditions in continuous-time passive–active sigma delta ADCs implemented in low-voltage nanometer CMOS technologies. The circuit optimizes the common-mode level at the input stage of the ADC enabling it to interface with input levels beyond its own supply voltage with no impact on device reliability or distortion levels, and minimum impact on area and noise performance, which provides maximum flexibility in the ADC usage. The proposed circuit along with the full ADC is implemented in a typical 65 nm CMOS technology.
KeywordsContinuous time sigma–delta analog-digital converters Mixed analog-digital integrated circuits CMOS integrated circuits
- 1.Norsworthy, S., Schreier, R., & Temes, G. (1997). Delta–sigma data converters. New Jersey: IEEE Press, Wiley & Sons.Google Scholar
- 2.Chen, W.-K. (1993). Linear networks and systems (Book style) (pp. 123–135). Belmont, CA: Wadsworth.Google Scholar
- 3.Candy, J. C. (1985). A use of double integration in sigma delta modulation. IEEE Transactions on Communications, 33(3), doi:10.1109/TCOM.1985.1096276.
- 4.Cherry, J., & Snelgrove, W. (2000). Continuous-time delta–sigma modulators for high-speed A/D conversion. Boston: Kluwer Academic Publishers.Google Scholar
- 6.Das, A., Hezar, R., Byrd, R., Gomez, G., & Haroun, B. (2005). A 4th order 86 dB CT DS ADC with two amplifiers in 90 nm CMOS. IEEE ISSCC, 1, 496–612.Google Scholar