Skip to main content
SpringerLink
Log in

Convergence Analysis of the Cascaded 2nd Order Dual Servo Loop Adaptive Line Equalizer

  • Published:
Analog Integrated Circuits and Signal Processing Aims and scope Submit manuscript

Abstract

The transmission of high-speed data on a cable suffers from frequency-dependent loss that causes significant inter symbol interference. Although a 1st order adaptive equalizer is sufficient to compensate the limited bandwidth for relatively low data rate, a higher order equalizer is essential as the data rate is increased. This paper proposes a 2nd order dual servo loop adaptive equalizer and provides its convergence analysis.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. IEEE Std 1394a-2000.

  2. J.N. Babanezhad “A 3.3 V analog adaptive line-equalizer for fast ethernet data communication.” In Proc. IEEE Custom Integrated Circuits Conf., 1998, pp. 343–346.

  3. K. Yoo, H. Lee, and G. Han, “A low power and small area analog adaptive line equalizer for 100 Mbps data rate on UTP cable.” IEICE Trans. Electronics, vol. E87-C, no. 4, pp. 634–639, 2004.

  4. A.J. Baker, “An adaptive cable equalizer for serial digital video rates to 400 Mb/s.” In Proc. IEEE Int. Solid-State Circuits Conf., 1996, pp. 174–175.

  5. M.H. Shakiba, “A 2.5 Gb/s adaptive cable equalizer.” In Proc. IEEE Int. Solid-State Circuits Conf., 1999, pp. 396–397.

  6. J.S. Choi, M.S. Hwang, and D.K. Jeong, “A CMOS 3.5 Gbps continuous-time adaptive cable equalizer with joint adaptation method of low-frequency gain and high-frequency boosting.” Digest of Technical Papers Symp. on VLSI Circuits, pp. 103–106, 2003.

  7. P. Amini and O. Shoaei, “A low-power gigabit Ethernet analog equalizer.” In Proc. IEEE Int. Symp. Circuits and Systems, 2001, vol. 1, pp. 176–179.

  8. S.D. Huss, H.C. Cranford, and R.S. Gyurcsik, “An integrated two-parameter adaptive cable equalizer using continuous-time filter.” In Proc. IEEE Int. Symp. Circuits and Systems, 1997, vol. 2, pp. 969–972.

  9. X. Lin and J. Liu, “A CMOS analog continuous-time FIR filter for 1 Gbps cable equalizer.” In Proc. IEEE Int. Symp. Circuits and Systems, 2003, vol. 2, pp. 296–299.

  10. N.P. Kelly, D.L. Ray, and D.W. Vogel, “A mixed-signal DFE/FFE receiver for 100 Base-TX applications.” In Proc. IEEE Int. Solid-State Circuits Conf., 2000, pp. 310–311.

Download references

Author information

Authors and Affiliations

  1. Department of Electrical and Electronic Engineering, Yonsei University, 134, Shinchon-dong, Seodaemoon-gu, Seoul, Korea

    Kwisung Yoo & Gunhee Han

Authors
  1. Kwisung Yoo
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Gunhee Han
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Gunhee Han.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Yoo, K., Han, G. Convergence Analysis of the Cascaded 2nd Order Dual Servo Loop Adaptive Line Equalizer. Analog Integr Circ Sig Process 45, 183–190 (2005). https://doi.org/10.1007/s10470-005-4011-x

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10470-005-4011-x

Keywords

Search

Navigation