Advertisement

The ALL-TIMES project: introduction and overview

  • Björn LisperEmail author
Introduction
  • 146 Downloads

Abstract

Timing analysis is important when designing and verifying time-critical embedded systems. Tool support for timing analysis has existed for a number of years, but the tools have been mostly working in isolation resulting in less efficient timing analysis processes. The European FP7 project ALL-TIMES has addressed this issue by creating interface formats, tool chains, and integrated methodologies for timing analysis where the proper combination of tools and techniques can be used in a given situation. We give an introduction and overview of the ALL-TIMES project: its objectives, tools and partners, work done, and the results.

Keywords

Timing analysis Real-time system  Schedulability analysis Response-time analysis  WCET analysis 

Notes

Acknowledgments

The work reported on in this Special Section, including all the contributed articles, has been supported by the EU FP7 project ALL-TIMES (Integrating European Timing Analysis Technology, grant agreement no. 215068).

References

  1. 1.
    Gustafsson, J., Ermedahl, A., Lisper, B., Sandberg, C., Källberg, L.: ALF—a language for WCET flow analysis. In: Holsti, N. (ed) Proceedings of the \(9{\rm th}\) International Workshop on Worst-Case Execution Time Analysis (WCET’2009), p. 1–11 Dublin, Ireland, June 2009. OCG Google Scholar
  2. 2.
    Heckmann, R., Ferdinand, C., Kästner, D., Nenova, S.: Architecture exploration and timing estimation during early design phases (this volume)Google Scholar
  3. 3.
    Lisper, B., Ermedahl, A., Schreiner, D., Knoop, J., Gliwa, P.: Practical experiences of applying source-level WCET flow analysis to industrial code (this volume)Google Scholar
  4. 4.
    Merriam, N., Gliwa, P., Broster, I.: Measurement and tracing methods for timing analysis (this volume)Google Scholar
  5. 5.
    Merriam, N., Lisper, B.: Estimation of productivity increase for timing analysis tool chains (this volume)Google Scholar
  6. 6.
    Schreiner, D., Barany, G., Schordan, M., Knoop, J.: Comparison of type-based vs. alias-based component recognition for interface-level timing annotations (this volume)Google Scholar
  7. 7.
    Wilhelm, R., Engblom, J., Ermedahl, A., Holsti, N., Thesing, S., Whalley, D., Bernat, G., Ferdinand, C., Heckmann, R., Mitra, T., Mueller, F., Puaut, I., Puschner, P., Staschulat, J., Stenström, P.: The worst-case execution time problem—overview of methods and survey of tools. ACM. Trans. Embed. Comput. Syst. 7(3), 1–53 (2008)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2012

Authors and Affiliations

  1. 1.School of Innovation, Design, and EngineeringMälardalen UniversityVästeråsSweden

Personalised recommendations