The standard hardware design flow involves: (a) design of an integrated circuit using a hardware description language, (b) extensive functional and formal verification, and (c) logical synthesis. However, the above-mentioned processes consume significant effort and time. An alternative approach is to use a formal specification language as a high-level hardware description language and synthesize hardware from formal specifications. Our work is a case study of the synthesis of the widely and industrially used AMBA AHB protocol from formal specifications. Bloem et al. presented the first formal specifications for the AMBA AHB Arbiter and synthesized the AHB Arbiter circuit. However, in the first formal specification some important assumptions were missing. Our contributions are as follows: (a) We present detailed formal specifications for the AHB Arbiter incorporating the missing details, and obtain significant improvements in the synthesis results (both with respect to the number of gates in the synthesized circuit and with respect to the time taken to synthesize the circuit), and (b) we present formal specifications to generate compact circuits for the remaining two main components of AMBA AHB, namely, AHB Master and AHB Slave. Thus with systematic description we are able to automatically and completely synthesize an important and widely used industrial protocol.
This is a preview of subscription content, log in to check access.
Buy single article
Instant access to the full article PDF.
Price includes VAT for USA
Subscribe to journal
Immediate online access to all issues from 2019. Subscription will auto renew annually.
This is the net price. Taxes to be calculated in checkout.
ARM Ltd. Arm information center. http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.faqs/588.html
ARM Ltd. Arm information center. http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.faqs/ka3455.html
ARM Ltd. Arm information center. http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.faqs/ka3462.html
ARM Ltd. Amba specification (rev. 2) http://www.arm.com/products/solutions/AMBA_Spec.html (1999)
Berkeley Logic Synthesis and Verification Group. ABC: a system for sequential synthesis and verification, release 61225. http://www.eecs.berkeley.edu/~alanmi/abc/
Bloem, R., Galler, S., Jobstmann, B., Piterman, N., Pnueli, A., Weiglhofer, M.: Interactive presentation: automatic hardware synthesis from specifications: a case study. In: DATE, pp. 1188–1193 (2007)
Bloem R., Galler S., Jobstmann B., Piterman N., Pnueli A., Weiglhofer M.: Specify, compile, run: hardware from PSL. Electr. Notes Theor. Comput. Sci. 190(4), 3–16 (2007)
Buchi J.R., Landweber L.H.: Solving sequential conditions by finite-state strategies. Trans. Am. Math. Soc. 138, 295–311 (1969)
Church, A.: Logic, arithmetic, and automata. In: Proceedings of International Congress Mathematical Union, Stockholm, pp. 23–35 (1963)
Eisner C., Fisman D.: A practical introduction to PSL (series on integrated circuits and systems). Springer, New York (2006)
Jobstmann, B., Galler, S., Weiglhofer, M., Bloem, R.: Anzu: a tool for property synthesis. In: CAV, pp. 258–262 (2007)
Piterman, N., Pnueli, A., Sa’ar, Y.: Synthesis of reactive(1) designs. In: VMCAI, pp. 364–380 (2006)
Pnueli, A., Rosner, R.: On the synthesis of a reactive module. In: POPL, pp. 179–190 (1989)
Rabin M.O.: Automata on Infinite Objects and Church’s Problem. American Mathematical Society, Boston (1972)
Somenzi, F.: Cudd: Cu decision diagram package. University of Colorado at Boulder. ftp://vlsi.colorado.edu/pub/
Williams, S.: Icarus verilog tool. ftp://ftp.icarus.com/pub/eda/verilog/v0.9
About this article
Cite this article
Godhal, Y., Chatterjee, K. & Henzinger, T.A. Synthesis of AMBA AHB from formal specification: a case study. Int J Softw Tools Technol Transfer 15, 585–601 (2013). https://doi.org/10.1007/s10009-011-0207-9
- AMBA AHB protocol
- Formal specification
- Temporal logic