Abstract
This paper explores the impact of ambient temperature on the RF performance parameters of CombFET device. The CombFET has been considered one of the most realistic alternatives for investigating high frequency applications at sub-10-nm technology nodes. CombFET offers a higher drive current than existing gate-all-around (GAA) nanosheet FET (NSFET) under the same footprint. By taking into account the temperature range of military applications (280 to 400 K), the effect of ambient temperature on the device’s electrical performance is addressed. Further, the RF performance of the device is demonstrated at various ambient temperatures as well as various crucial metrics like transconductance (gm), TGF, h21, fT, and TFP are analyzed. Moreover, the zero temperature coefficient (ZTC) operating points are identified from the well calibrated simulation results. The ZTC drain drive current is observed at a gate biasing of 0.77 V, for an applied drain biasing (VDS) of 1 V. The observed drain drive current for different ambient temperatures is observed to be 28μA (VDS = 1 V). Also, at the ZTC point, the observed gm value is 0.094mS (VDS = 1 V). These findings will therefore provide performance insights into the CombFET device's response to thermal changes.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
Data availability
No datasets were generated or analysed during the current study.
References
ArunaKumari N, Prithvi P (2023) A comprehensive analysis and performance comparison of CombFET and NSFET for CMOS circuit applications. AEU Int J Electron Commun. https://doi.org/10.1016/j.aeue.2022.154447
ArunaKumari N, BharathSreenivasulu BS, Singh J (2023) Analog and mixed circuit analysis of nanosheet FET at elevated temperatures. Phys Scr. https://doi.org/10.1088/1402-4896/acf73f
Aydoǧan Ş, Saǧlam M, Türüt A (2012) Effect of temperature on the capacitance-frequency and conductance-voltage characteristics of polyaniline/p-Si/Al MIS device at high frequencies. Microelectron Reliab 52(7):1362–1366. https://doi.org/10.1016/j.microrel.2012.02.016
Boursali A, Guen-Bouazza A, Sayah C (2020) DC and RF characteristics of 20 nm gate length InAlAs/InGaAs/InP HEMTs for high frequency application. Int J Electr Comput Eng 10(2):1248–1254. https://doi.org/10.11591/ijece.v10i2.pp1248-1254
Bufler FM, Ritzenthaler R, Mertens H, Eneman G, Mocuta A, Horiguchi N (2018) Performance comparison of n-type Si nanowires, nanosheets, and FinFETs by MC device simulation. IEEE Electron Device Lett 39(11):1628–1631. https://doi.org/10.1109/LED.2018.2868379
Cao L et al (2022) Novel channel-first Fishbone FETs with symmetrical threshold voltages and balanced driving currents using single work function metal process. IEEE Trans Electron Devices 69(11):5971–5977. https://doi.org/10.1109/TED.2022.3206179
Das UK, Eneman G, Velampati RSR, Chauhan YS, Jinesh KB, Bhattacharyya TK (2018) Consideration of UFET architecture for the 5 nm node and beyond logic transistor. IEEE J Electron Devices Soc 6:1129–1135. https://doi.org/10.1109/JEDS.2018.2868686
Howldar S, Balaji B, Rao KS (2024) Investigation and analysis of dual metal gate overlap on drain side tunneling field effect transistor with spacer in 10 nm node. Int J Eng Trans B Appl 37(5):887–895. https://doi.org/10.5829/ije.2024.37.05b.07
“https://www.cactus-tech.com/wp-content/uploads/2019/03/Commercial-and-Industrial-Grade-Products.pdf”
Hu C (2013) (Invited) FinFET and UTB–How to make very short channel MOSFETs. ECS Trans 50(9):17–20. https://doi.org/10.1149/05009.0017ecst
International Roadmap for Devices and Systems 2021 International Roadmap for Devices and SystemsTM 2021 Update More Moore.
Kumar A, Srinivas PSTN, Kumar Tiwari P (2019) Compact drain current model of silicon-nanotubebased double gate-all-around (DGAA) MOSFETs incorporating short channel effects. 2019 IEEE 14th Nanotechnol Mater Devices Conf NMDC 2019. https://doi.org/10.1109/NMDC47361.2019.9084000
Kumari NA, Prithvi P (2022) Performance evaluation of GAA nanosheet FET with varied geometrical and process parameters. Silicon 14(15):9821–9831. https://doi.org/10.1007/s12633-022-01695-7
Kumari NA, Prithvi P (2023) A comprehensive analysis of nanosheet FET and its CMOS circuit applications at elevated temperatures. Silicon 15(14):6135–6146. https://doi.org/10.1007/s12633-023-02496-2
Kumari NA, Vijayvargiya V, Upadhyay AK, Sreenivasulu VB, Narendar V, Prithvi P (2023a) Gate stack analysis of nanosheet FET for analog and digital circuit applications. ECS J Solid State Sci Technol 12(11):113008. https://doi.org/10.1149/2162-8777/ad0873
Kumari NA, Sreenivasulu VB, Ajayan J, Reddy TJ, Prithvi P (2023b) Spacer engineering on nanosheet FETs towards device and circuit perspective. ECS J Solid State Sci Technol 12(5):053009. https://doi.org/10.1149/2162-8777/acd65e
Kumari NA, Sreenivasulu VB, Vijayvargiya V, Upadhyay AK, Ajayan J, Uma M (2024) Performance comparison of nanosheet FET, CombFET, and TreeFET: device and circuit perspective. IEEE Access 12:9563–9571. https://doi.org/10.1109/ACCESS.2024.3352642
Lee CW et al (2010) High-temperature performance of silicon junctionless MOSFETs. IEEE Trans Electron Devices 57(3):620–625. https://doi.org/10.1109/TED.2009.2039093
Li X, Zhu H, Gan W, Huang W, Wu Z (2022) A three-dimensional simulation study of the novel comb-like-channel field-effect transistors for the 5-nm technology node and beyond. IEEE Trans Electron Devices 69(9):4786–4790. https://doi.org/10.1109/TED.2022.3188589
Lin HC, Chou T, Chung CC, Tsen CJ, Huang BW, Liu CW (2021) RF performance of stacked Si nanosheet nFETs. IEEE Trans Electron Devices 68(10):5277–5283. https://doi.org/10.1109/TED.2021.3106287
Loubet N et al (2017) Stacked nanosheet gate-all-around transistor to enable scaling beyond FinFET. Dig Tech Pap Symp VLSI Technol. https://doi.org/10.23919/VLSIT.2017.7998183
Musala S, Neelam AK, Sreenivasulu B, Vardhan KV (2022) Concurrent error detectable and self-repairable carry select adder. Int J Electron 109(11):1954–1972. https://doi.org/10.1080/00207217.2021.2001862
Nagy D, Espineira G, Indalecio G, Garcia-Loureiro AJ, Kalna K, Seoane N (2020) Benchmarking of FinFET, nanosheet, and nanowire FET architectures for future technology nodes. IEEE Access 8:53196–53202. https://doi.org/10.1109/ACCESS.2020.2980925
Saha R, Bhowmick B, Baishya S (2018) Temperature effect on RF/analog and linearity parameters in DMG FinFET. Appl Phys A Mater Sci Process. https://doi.org/10.1007/s00339-018-2068-5
Saha R, Goswami R, Bhowmick B, Baishya S (2020) Dependence of RF/analog and linearity figure of merits on temperature in ferroelectric FinFET: a simulation study. IEEE Trans Ultrason Ferroelectr Freq Control 67(11):2433–2439. https://doi.org/10.1109/TUFFC.2020.2999518
“Sentaurus Device User Guide 2016 Version N-2017.09, Synopsys,Mountain View, CA, USA.
Srinivas PSTN, Tiwari PK (2022) Impact of self-heating on linearity performance of In0.53Ga0.47As-based gate-all-around MOSFETs. IEEE Trans Device Mater Reliab 22(1):42–49. https://doi.org/10.1109/TDMR.2021.3135951
Srinivas PSTN, Jit S, Tiwari PK (2023) Impact of self-heating on thermal noise in In1−xGaxAs GAA MOSFETs. Microelectron J. https://doi.org/10.1016/j.mejo.2022.105661
Valasa S, Tayal S, Thoutam LR (2022) Optimization of design space for vertically stacked junctionless nanosheet FET for analog/RF applications. Silicon. https://doi.org/10.1007/s12633-022-01793-6
Ye HY, Liu CW (2020) On-current enhancement in TreeFET by combining vertically stacked nanosheets and interbridges. IEEE Electron Device Lett 41(9):1292–1295. https://doi.org/10.1109/LED.2020.3010240
Author information
Authors and Affiliations
Contributions
P S T N Srinivas and N Aruna Kumari wrote the main manuscript. Arun Kumar, P K Tiwari and K Girija Sravani involved in methodology and formatting of work. All authors reviewed the manuscript.
Corresponding author
Ethics declarations
Conflict of interest
The authors declare no competing interests.
Additional information
Publisher's Note
Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.
Rights and permissions
Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.
About this article
Cite this article
Srinivas, P.S.T.N., Kumari, N.A., Kumar, A. et al. Impact of ambient temperature on CombFET for sub-5-nm technology nodes: An RF performance perspective. Microsyst Technol (2024). https://doi.org/10.1007/s00542-024-05692-1
Received:
Accepted:
Published:
DOI: https://doi.org/10.1007/s00542-024-05692-1