Abstract
In this paper a Hetero-Dielectric Macaroni Channel Cylindrical Gate All Around FET (HD-MC CGAA FET) is proposed for reduced gate leakage analog application. The proffered device is also compared with a conventional Nanowire FET (NW-FET) and Dual Metal Hetero-Dielectric Cylindrical Gate All Around FET (DM-HD CGAA FET) so as to indicate the device efficiency of HD-MC CGAA FET. Both DM-HD CGAA FET and HD-MC CGAA FET have a combined vacuum dielectric at the drain with a silicon dioxide (SiO2) gate dielectric at the source. The structure has a symmetric gate oxide that is excellent for low power applications because of its considerably lower BTBT and OFF state gate leakages. GIDL of the HD-MC CGAA FET is lower, suggesting that this device has better insulation against leakages and its ION/IOFF ratio is higher making it better for digital applications. Based on the qualitatively obtained results, ION/IOFF ratio of HD-MC CGAA FET is 856 times better than NW-FET and 309 times better than DM-HD CGAA FET. GIDL current of HD-MC CGAA FET is measured to be 10–14 A as compared to 10–12 A of DM-HD CGAA FET and 10–10 A of NW-FET. It has also been entrenched that HD-MC CGAA FET has more promising IDS, gm, gd, GIDL, hole concentration, Transconduction Generation Factor and ION/IOFF ratio than the existing NW-FET and DM-HD CGAA FET making it highly applicable for low leakage and high frequency digital and analog application.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
Availability of data and material
Not Applicable.
references
(2019) ATLAS 3-D device simulator
Banerjee P, Das J (2022) Gate work function-engineered graded-channel macaroni mosfet: exploration of temperature and localized trapped charge-induced effects with GIDL analysis. J Electron Mater 51:1512–1523. https://doi.org/10.1007/s11664-021-09419-0
Fan J, Li M, Xu X et al (2015) Insight into gate-induced drain leakage in silicon nanowire transistors. IEEE Trans Electron Devices 62:213–219. https://doi.org/10.1109/TED.2014.2371916
Gnudi A, Reggiani S, Gnani E, Baccarani G (2012) Analysis of threshold voltage variability due to random dopant fluctuations in junctionless FETs. IEEE Electron Device Lett 33:336–338. https://doi.org/10.1109/LED.2011.2181153
Goel A, Rewari S, Verma S, Gupta RS (2019a) Shallow Extension Engineered Dual Material Surrounding Gate (SEE-DM-SG) MOSFET for improved gate leakages, analysis of circuit and noise performance. AEU Int J Electron Commun. https://doi.org/10.1016/j.aeue.2019.152924
Goel A, Rewari S, Verma S, Gupta RS (2019b) Temperature-dependent gate-induced drain leakages assessment of dual-metal nanowire field-effect transistor - analytical model. IEEE Trans Electron Devices 66:2437–2445. https://doi.org/10.1109/TED.2019.2898444
Goel A, Rewari S, Verma S, Gupta RS (2021a) Novel dual-metal junctionless nanotube field-effect transistors for improved analog and low-noise applications. J Electron Mater 50:108–119. https://doi.org/10.1007/s11664-020-08541-9
Goel A, Rewari S, Verma S, Gupta RS (2021b) Modeling of shallow extension engineered dual metal surrounding gate (SEE-DM-SG) MOSFET gate-induced drain leakage (GIDL). Indian J Phys 95:299–308. https://doi.org/10.1007/s12648-020-01704-8
Han J-W, Ahn J-H, Choi Y-K (2011) Damage immune field effect transistors with vacuum gate dielectric. J Vac Sci Technol b, Nanotechnol Microelectron Mater Process Meas Phenom 29:011014. https://doi.org/10.1116/1.3520618
Han JW, Moon DL, Oh JS et al (2014) Vacuum gate dielectric gate-all-around nanowire for hot carrier injection and bias temperature instability free transistor. Appl Phys Lett. https://doi.org/10.1063/1.4885595
Karner M, Baumgartner O, Stanojevic Z, et al (2017) Vertically stacked nanowire MOSFETs for sub-10nm nodes: advanced topography, device, variability, and reliability simulations. Tech Dig - Int Electron Devices Meet IEDM 30.7.1–30.7.4. https://doi.org/10.1109/IEDM.2016.7838516
Kaul A, Rewari S, Nand D (2022) Macaroni channel-nanowire-field effect transistor (MC-NW-FET) for gate induced drain leakage (GIDL) reduction application. Proc 2022 IEEE Int Conf Electron Devices Soc Kolkata Chapter, EDKCON 2022 35–38. https://doi.org/10.1109/EDKCON56221.2022.10032964
Kim KT, Kim TW (2018) Electric potentials of vertical flash memory with a macaroni structure. J Nanosci Nanotechnol 18:5932–5935
Kumar A, Kumar R, Sahay S (2022) Analytical Modeling of 3D NAND flash cell with a gaussian doping profile. IEEE Access 10:85854–85863. https://doi.org/10.1109/ACCESS.2022.3198398
Mannara A, Malavena G, Sottocornola Spinelli A, Monzio Compagnoni C (2021) A comparison of modeling approaches for current transport in polysilicon-channel nanowire and macaroni GAA MOSFETs. J Comput Electron 20:537–544. https://doi.org/10.1007/s10825-020-01598-z
Neeraj, Sharma S, Goel A, et al (2021) Gate - stack dual metal (DM) Nanowire FET with enhanced analog performance for high frequency applications. Proc 4th Int Conf 2021 Devices Integr Circuit, DevIC 2021 373–377. https://doi.org/10.1109/DevIC50843.2021.9455919
Nguyen-Gia Q, Kang M, Jeon J, Shin H (2019) Characteristic length of macaroni channel MOSFET. IEEE Electron Device Lett 40:1720–1723. https://doi.org/10.1109/LED.2019.2942619
Nguyen-Gia Q, Kang M, Jeon J, Shin H (2020) Models of threshold voltage and subthreshold slope for macaroni channel MOSFET. IEEE Electron Device Lett 41:973–976. https://doi.org/10.1109/LED.2020.2995642
Raut P, Nanda U (2022) RF and linearity parameter analysis of junction-less gate all around (JLGAA) MOSFETs and their dependence on gate work function. SILICON 14:5427–5435. https://doi.org/10.1007/s12633-021-01312-z
Raut P, Nanda U, Panda DK (2022) RF with linearity and non-linearity parameter analysis of gate all around negative capacitance junction less FET (GAA-NC-JLFET) for different ferroelectric thickness. Phys Scr. https://doi.org/10.1088/1402-4896/ac90fa
Rewari S, Nath V, Haldar S et al (2018) Gate-induced drain leakage reduction in cylindrical dual-metal hetero-dielectric gate all around MOSFET. IEEE Trans Electron Devices 65:3–10. https://doi.org/10.1109/TED.2017.2771814
Rewari S, Nath V, Haldar S et al (2019) Novel design to improve band to band tunneling and gate induced drain leakages (GIDL) in cylindrical gate all around (GAA) MOSFET. Microsyst Technol 25:1537–1546. https://doi.org/10.1007/s00542-017-3446-1
Seoane N, Martinez A, Brown AR et al (2009) Current variability in Si nanowire MOSFETs due to random dopants in the source/drain regions: a fully 3-D NEGF simulation study. IEEE Trans Electron Devices 56:1388–1395. https://doi.org/10.1109/TED.2009.2021357
Song JY, Choi WY, Park JH et al (2006) Design optimization of gate-all-around (GAA) MOSFETs. IEEE Trans Nanotechnol 5:186–190. https://doi.org/10.1109/TNANO.2006.869952
Spinelli AS, Compagnoni CM, Lacaita AL (2020) Variability effects in nanowire and macaroni MOSFETs - part i: random dopant fluctuations. IEEE Trans Electron Devices 67:1485–1491. https://doi.org/10.1109/TED.2020.2971219
Yadav S, Rewari S (2022) Trench gate JAM dielectric modulated nanowire FET (TG-JAM-DM-NWFET) biosensor. Proc 2022 IEEE Int Conf Electron Devices Soc Kolkata Chapter, EDKCON 2022 23–28. https://doi.org/10.1109/EDKCON56221.2022.10032912
Acknowledgements
Not Applicable.
Funding
Not Applicable.
Author information
Authors and Affiliations
Contributions
The authors have contributed mutually regarding this paper.
Corresponding author
Ethics declarations
Conflict of interest
There are no conflicts of interest amongst the authors.
Ethical approval
All the ethics have been followed.
Research involving human participants and/or animals
No animals or human beings were harmed during this research.
Informed consent
All the authors have Informed consent.
Consent to participate
All the authors have complete consent to participate.
Consent for publication
All the authors have complete consent for publication.
Additional information
Publisher's Note
Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.
Rights and permissions
Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.
About this article
Cite this article
Kaul, A., Rewari, S. & Nand, D. Hetero-dielectric macaroni channel cylindrical gate all around field effect transistor (HD-MC CGAA FET) for reduced gate leakage analog applications. Microsyst Technol 30, 599–611 (2024). https://doi.org/10.1007/s00542-023-05577-9
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s00542-023-05577-9