Skip to main content
SpringerLink
Log in

Comparative analysis and robustness study of logic styles

  • Technical Paper
  • Published:
Microsystem Technologies Aims and scope Submit manuscript

Abstract

This paper explores design of various components that are extensively used in digital circuits namely AND gate, OR gate, NAND gate, NOR gate and Full Adder using GDI Logic. Area and power dissipation of the circuits are one of the main issues encountered while fabrication of a chip. The design of AND gate, OR gate, NAND gate, NOR gate and Full Adder, which aims to solve these problems has been proposed in this paper. All the simulations are performed in SPICE using 32-nm CNTFET and results are tabulated showing comparison of circuit performance between Static, Domino, GDI and Transmission Gate (TG) Logic. The proposed GDI cell required 64% less transistors to implement the 1-bit Full Adder as compared with STATIC logic. AND gate realized with GDI logic consumes 6.26 × \({10}^{4}\) times (6.04×\({10}^{4}\) times) (8.92 × \({10}^{4}\) times) lower average power than that of AND gate realized with STATIC logic (Domino logic) (TG logic). GDI AND gate also shows 2.89 ×\({10}^{4}\) times (1.51 × \({10}^{4}\) times) (1.175 × \({10}^{6}\) times) lower PDP than that of STATIC AND gate (Domino AND gate) (TG logic). The GDI OR exhibits 4.8 × \({10}^{3}\) times (725 times) (528 times) lower PDP than that of STATIC OR (Domino OR) (TG OR). GDI 1-BIT Full Adder also shows 179 times (107 times) (787 times) lower PDP than that of STATIC 1-BIT Full Adder (Domino 1-BIT Full Adder) (TG based 1-BIT Full Adder). The NAND GDI logic showed 3.8 times less PDP as compared to TG logic style. Similarly, in case of NOR gate the PDP of the GDI realized circuit was 2 times lesser than PDP of TG based NOR gate. The comparison to establish the superiority of CNTFET based circuit over MOSFET realized circuit was also performed.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15
Fig. 16

Similar content being viewed by others

References

  • Aishwarya N, Nayak A, Pal I, Kumar V, Islam A (2020) A novel CNFET based tunable memristor emulator. Microsyst Technol Micro Nanosyst Inf Storage Process Syst 26(7):2173–2181. https://doi.org/10.1007/s00542-019-04486-0

    Article  Google Scholar 

  • Appenzeller J (2008) Carbon nanotubes for high-performance electronics—progress and prospect. Proc IEEE 96(2):201–211. https://doi.org/10.1109/JPROC.2007.911051

    Article  Google Scholar 

  • Balaji Ramakrishna S, Aswatha AR (2015) Impact of temperature variation and oxide thickness variation on the performance of CNTFET based inverter in nanometer regime. In: International Conference on emerging research in electronics, computer science and technology (ICERECT), 2015, pp 408–412, https://doi.org/10.1109/ERECT.2015.7499050

  • Benbouza S-M, Hocine D, Zid Y, Benbouza A (2018) Energy optimization nanotechnology structures CNTFET GaAs. In: 2018 7th International Conference on renewable energy research and applications (ICRERA), pp 522–526. https://doi.org/10.1109/ICRERA.2018.8566989

  • Dwivedi AK, Urma KA, Kumar A, Islam A (2014) Robust design of CNFET based buffered delay model and microwave pulse generator. In: IEEE International Conference on devices, circuits and communications (ICDCCom–2014), BIT, Mesra, Ranchi, India, September 12–13, 2014, pp 1–4, Publisher: IEEE, https://doi.org/10.1109/ICDCCom.2014.7024742

  • Dwivedi P, Kumar K, Islam A (2016) Comparative study of subthreshold leakage in CNTFET & MOSFET @ 32-nm technology node. In: International conference on microelectronics, computing and communications (MicroCom), pp 1–5. https://doi.org/10.1109/MicroCom.2016.7522453

  • Elangovan M, Gunavathi K (2018) Stability analysis of 6T CNTFET SRAM cell for single and multiple CNTs. In: 4th International Conference on Devices, Circuits and Systems (ICDCS), 2018, pp 63–67, https://doi.org/10.1109/ICDCSyst.2018.8605154

  • Ghabri H, Ben Aissa D, Samet H, Kachouri A (2017) Full adder design based on reconfigurable ambipolar CNTFET cell. In: International Conference on Smart, monitored and controlled cities (SM2C), 2017, pp 23–26, https://doi.org/10.1109/SM2C.2017.8071844

  • Gupta P, Islam A (2014) Robustness study and CNFET realization of optimal logic circuit for ultralow power applications. In: IEEE International Conference on signal processing & integrated network (SPIN), Amity University, Sector–125, Noida, NCR-Delhi, Uttar Pradesh, India, February 20–21, 2014, pp 618–623, https://doi.org/10.1109/SPIN.2014.6777028

  • Gupta R, Rana AK (2013) Comparative study of digital inverter for CNTFET & CMOS technologies. In: Nirma University International Conference on Engineering (NUiCONE), 2013, pp 1–5, https://doi.org/10.1109/NUiCONE.2013.6780138

  • Jogad S, Afzal N, Loan A-S (2019) Design and Simulation of Resistor Less Active Filter Using 22-nm CNTFET-Current Conveyor-II. In: IEEE International WIE Conference on Electrical and Computer Engineering (WIECON-ECE), pp 1–5. https://doi.org/10.1109/WIECON-ECE48653.2019.9019947

  • Kafeel MA, Hasan M, Alam MS, Alam A (2013a) Performance evaluation of CNFET based single-ended 6T SRAM cell. Wulfenia 20(7):364–383

    Google Scholar 

  • Kafeel MA, Hasan M, Alam MS, A Kumar, S Prasad, A Islam (2013b) Performance evaluation of CNFET based operational amplifier at technology node beyond 45-nm. In: IEEE Annual India Conference (INDICON), IIT, Bombay, India, December 13–15, 2013b, pp 1–5. https://doi.org/10.1109/INDCON.2013.6725973

  • Kim YB (2004) Design methodology based on carbon nanotube field effect transistor (CNFET). Ph.D. dissertation, Department of Electrical and Computer Engineering, Northeastern University, January 01, 2011

  • Kumar V, Islam A (2015) CNFET based voltage multiplier circuit for rf energy harvesting applications. In: 2015 Fifth International Conference on communication systems and network technologies, Gwalior, 2015, pp 789–791. https://doi.org/10.1109/CSNT.2015.59

  • Kumar A, Prasad S, Islam A (2013) Realization and optimization of CNFET based operational amplifier at 32-nm Technology Node. In: International Conclave 2013, in Innovations in Engineering & Management” (ICIEM 2013), BIT, Patna, India, February 22–23, 2013

  • Kumar V, Prinshu RK, Singh Y, Islam A (2015) Design of CNFET based charge pump for RF energy harvesting applications. In:2015 Annual IEEE India Conference (INDICON), New Delhi, 2015, pp 1–3. Print978–1–4673–7398–2. DOI: https://doi.org/10.1109/INDICON.2015.7443153

  • Lin Y-M et al (2004) Novel Structures Enabling Bulk Switching In Carbon Nanotube FETs. In: 62nd DRC., June 2004, pp 133–134 vol. 1

  • Lin S, Kim Y-B, Lombardi F (2012) Design of a Ternary Memory Cell Using CNTFETs. IEEE Trans Nanotechnol 11(5):1019–1025

    Article  Google Scholar 

  • Mathan N, Jayashri S (2019) SPICE Modelling of CNTFET based neuron architecture for low power and high speed applications. In: 2019 3rd International Conference on computing and communications technologies (ICCCT), 2019, pp 113–120, https://doi.org/10.1109/ICCCT2.2019.8824863

  • McEuen L, Fuhrer S, Park H (2002) Single-walled carbon nanotube electronics. IEEE Trans Nanotechnol 1:78–85

    Article  Google Scholar 

  • Morgenshtein A, Fish A, Wagner IA (2004) An Efficient Implementation of D-Flip-Flop Using The GDI Technique. In: Proc. of ISCAS’04 Conference, Canada, pp 673–676

  • Morgenshtein A, Shwartz I, Fish A (2010) Gate diffusion input (GDI) logic in standard CMOS nanoscale process. In: IEEE 26-th Convention of Electrical and Electronics Engineers i Israel

  • Pal S, Gupta V, Islam A (2019) Design of CNFET based power- and variability-aware nonvolatile RRAM cell. Microelectron J 86:7–14. https://doi.org/10.1016/j.mejo.2019.02.009

    Article  Google Scholar 

  • Patel P, Doddapaneni N, Gadgil S, Vudadha C (2019) Design of Area Optimised, Energy Efficient Quaternary Circuits Using CNTFETs. In: IEEE International Symposium on Smart Electronic Systems (iSES) (Formerly iNiS), pp 280–283. https://doi.org/10.1109/iSES47678.2019.00069

  • Richelli A, Colalongo L, Tonoli S, Kovacs-Vajna Z (2009) A 0.2–1.2 V dc/dc boost converter for power harvesting applications. IEEE Trans Power Electron 24(6):1541–1546

    Article  Google Scholar 

  • Sardana N, Ragha LK (2017) Analysis of CNTFET sequential circuit using metastability and robustness of voltage and temperature variations. In: International Conference on computing, communication, control and automation (ICCUBEA), 2017, pp 1–5, https://doi.org/10.1109/ICCUBEA.2017.8463815

  • Shailendra SR, Ramakrishnan VN (2017) Analysis of quantum capacitance on different dielectrics and its dependence on threshold voltage of CNTFET. In: International Conference on Nextgen Electronic Technologies: Silicon to Software (ICNETS2), 2017, pp 213–217, https://doi.org/10.1109/ICNETS2.2017.8067933

  • Sharma A, Dutta U, Arora S, Sharma VK (2016) Design & optimization of CNTFET based Domino 1-Bit ALU. Int J Adv Res Comput Commun Eng 5(5):2016

    Google Scholar 

  • Sinha SK, Chaudhury S (2013) Impact of temperature variation on CNTFET device characteristics. In: 2013 International Conference on control, automation, robotics and embedded systems (CARE), pp 1–5. https://doi.org/10.1109/CARE.2013.6733774.

  • Srivastava P, Islam A (2015) CNFET-based design of resilient MCML XOR/XNOR circuit at 16-nm technology node. Indian J Eng Mater Sci (IJEMS), vol 22. National Institute of Science Communication and Information Resources (NISCAIR), pp 261–267. http://nopr.niscair.res.in/handle/123456789/31744. Accessed 1 Mar 2021

  • Tyagi A, Gopi C, Baldi P, Kumar V, Islam A (2014) CNFET based 0.1 V to 0.6 V DC/DC converter. In: Proc. Recent Adv. Eng. Comput. Sci. Conf., Mar. 2014, pp 1–5

  • Tyagi A, Gopi C, Baldi P, Islam A (2015) CNFET-based 0.1- to 1.2-V DC/DC boost converter with voltage regulation for energy harvesting applications. IEEE Trans Nanotechnol 14(4):660–667. https://doi.org/10.1109/TNANO.2015.2427292

    Article  Google Scholar 

  • Vijaya Krishna VVS (2014) Performance optimization of CNFET-based domino logic circuits. Int J Adv Res Electron Commun Eng 3(9):975–978

    Google Scholar 

  • Wei BQ, Vajtai R, Ajayan PM (2001) Reliability and current carrying capacity of carbon nanotubes. Appl Phys Lett 79(8):1172–1174

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of ECE, Birla Institute of Technology, Mesra, Ranchi, 835215, India

    Pratik Kumar Singh, Rohit Raj, Vivek Kumar, Monalisa Pandey, Santashraya Prasad & Aminul Islam

Authors
  1. Pratik Kumar Singh
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Rohit Raj
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Vivek Kumar
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Monalisa Pandey
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. Santashraya Prasad
    View author publications

    You can also search for this author in PubMed Google Scholar

  6. Aminul Islam
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Aminul Islam.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Springer Nature or its licensor holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Singh, P.K., Raj, R., Kumar, V. et al. Comparative analysis and robustness study of logic styles. Microsyst Technol 28, 2807–2820 (2022). https://doi.org/10.1007/s00542-022-05378-6

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s00542-022-05378-6

Search

Navigation