Design of resistive random access memory cell and its architecture

  • Shashank Kumar Dubey
  • Aminul IslamEmail author
Technical Paper


This paper provides an insight into an alternative technology which makes use of new circuit element called memristor which can be scaled down to advanced technology generation. Power gating technique cannot be used on generally used volatile memories to reduce power dissipation. To overcome this problem nonvolatile memories are required. The nonvolatile memory bitcell used in this article is suitable candidate to replace the generally used memory bitcell like volatile 6T-SRAM bitcell. This article proposes 2T1M (two transistor and one memristor)-based bitcell for data storage. Its operations such as read and write are discussed and the results obtained during various simulations are thoroughly explained. 2T1M-based RRAM bitcell is designed along with write driver and read circuitry. Read time and write time of the proposed RRAM cell are observed by varying supply voltage. An 8 × 8 RRAM architecture based on the proposed bitcell has been also designed. All the simulations are done on the SPICE to show the robustness of proposed 2T1M-based bitcell.



  1. Alibart F, Gao L, Hoskins BD, Strukov DB (2012) High precision tuning of state for memristive devices by adaptable variation-tolerant algorithm. Nanotechnology 23(7):075201CrossRefGoogle Scholar
  2. Bennett WG et al (2014) Dynamic modeling of radiation-induced state changes in HfO2/Hf 1T1R RRAM. IEEE Trans Nucl Sci 61(6):3497–3503CrossRefGoogle Scholar
  3. Biolek Z, Biolek D, Biolková V (2009) SPICE model of memristor with nonlinear dopant drift. Radioengineering 18(2):210–214zbMATHGoogle Scholar
  4. Borghetti J, Snider GS, Kuekes PJ, Yang JJ, Stewart DR, Williams RS (2010) ‘Memristive’ switches enable ‘stateful’ logic operations via material implication. Nature 464:873–876CrossRefGoogle Scholar
  5. Chen A, Lin M (2011) Variability of resistive switching memories and its impact on crossbar array performance. In: 2011 International reliability physics symposium, Monterey, CA, USA, 2011, pp 843–846Google Scholar
  6. Chen Y-S et al (2010) An ultrathin forming-free HfOx resistance memory with excellent electrical performance. IEEE Electron Device Lett 31(12):1473–1475CrossRefGoogle Scholar
  7. Choi S, Sheridan P, Lu WD (2015) Data clustering using memristor networks. Sci Rep.
  8. Chua L (1971) Memristor—the missing circuit element. IEEE Trans Circuit Theory 18(5):507–519. CrossRefGoogle Scholar
  9. Chua LO, Kang SM (1976) Memristive devices and systems. Proc IEEE 64(2):209–223. MathSciNetCrossRefGoogle Scholar
  10. Corinto F, Ascoli A, Gilli M (2011) Nonlinear dynamics of memristor oscillators. IEEE Trans Circuits Syst I Regul Pap 58(6):1323–1336. MathSciNetCrossRefGoogle Scholar
  11. Gao B et al (2013) RRAM crossbar array with cell selection device: a device and circuit interaction study. IEEE Trans Electron Devices 60(2):719–726CrossRefGoogle Scholar
  12. Gao B, Kang J, Chen B, Li H, Huang P, Liu X (2014) A SPICE model of resistive random-access memory for large-scale memory array simulation. IEEE Electron Device Lett 35(2):211–213CrossRefGoogle Scholar
  13. Garbin D (2016) A variability study of PCM and OxRAM technologies for use as synapses in neuromorphic systems. Micro Nanotechnol Microelectron, Université Grenoble Alpes, Grenoble, France, 2016Google Scholar
  14. Hadiyawarman, Budiman F, Hernowo DGO, Pandey RR, Tanaka H (2018) Recent progress on fabrication of memristor and transistor-based neuromorphic devices for high signal processing speed with low power consumption. Jpn J Appl Phys. CrossRefGoogle Scholar
  15. Ho Y, Huang GM, Li P (2011) Dynamical properties and design analysis for nonvolatile memristor memories. IEEE Trans Circuits Syst I Regul Pap 58(4):724–736. MathSciNetCrossRefGoogle Scholar
  16. Huang P et al (2012) A physical based analytic model of RRAM operation for circuit simulation. In: International electron devices meeting technical digest (IEDM), vol 5, 2012, pp 605–608Google Scholar
  17. Huang P et al (2018) RTN based oxygen vacancy probing method for Ox-RRAM reliability characterization and its application in tail bits. In: International electron devices meeting Technical digest (IEDM), 2018, pp 21.4.1–21.4.4Google Scholar
  18. Huang P et al (2013) A physics-based compact model of metal-oxide-based RRAM DC and AC operations. IEEE Trans Electron Devices 60(12):4090–4097CrossRefGoogle Scholar
  19. Ielmini D (2011) Modeling the universal set/reset characteristics of bipolar RRAM by field- and temperature-driven filament growth. IEEE Trans Electron Devices 58(12):4309–4317CrossRefGoogle Scholar
  20. Islam A, Hassan M (2011) Variability analysis of 6T and 7T SRAM cell in sub-45 nm technology. IIUM Eng J 12(1):13–30CrossRefGoogle Scholar
  21. Jiang H et al (2016) Sub-10 nm Ta channel responsible for superior performance of a HfO2 memristor. Sci Rep 6(1):1–8Google Scholar
  22. Jo SH, Chang T, Ebong I, Bhadviya BB, Mazumder P, Lu W (2010) Nanoscale memristor device as synapse in neuromorphic systems. Am Chem Soc Nano Lett 10(4):1297–1301CrossRefGoogle Scholar
  23. Jo SH, Kumar T, Narayanan S, Lu WD, Nazarian H (2015) 3D-stackable crossbar resistive memory based on field assisted super-linear threshold (FAST) selector. In: Proceedings of IEEE international electron devices meeting, Feb 2015, pp 6.7.1–6.7.4Google Scholar
  24. Joglekar YN, Wolf SJ (2009) The elusive memristor: properties of basic electrical circuits. Eur J Phys 30(4):661CrossRefGoogle Scholar
  25. Junsangsri P, Lombardi F (2011) A memristor-based memory cell using ambipolar operation. In: Proceedings of IEEE international conference on computer design VLSI in computers and processors, 2011. Amherst, MA, USA, pp 148–153Google Scholar
  26. Junsangsri P, Han J, Lombardi F (2014) A memristor-based memory cell with no refresh. In: Proceedings of 14th IEEE international conference nanotechnology, 2014. Toronto, ON, Canada, pp 947–950Google Scholar
  27. Kvatinsky S, Friedman EG, Kolodny A et al (2013) TEAM: threshold adaptive memristor model. IEEE Trans Circuits Syst I Regul Pap 60(1):211–221MathSciNetCrossRefGoogle Scholar
  28. Kwon D-H et al (2010) Atomic structure of conducting nanofilaments in TiO2 resistive switching memory. Nat Nanotechnol 5(2):148–153CrossRefGoogle Scholar
  29. Ling YT et al (2018) RTN impacts on RRAM-based nonvolatile logic circuit. In: Proceedings of 14th IEEE international conference on solid-state and integrated circuit technology (ICSICT), 2018, pp 1–3Google Scholar
  30. Liu R, Mahalanabis D, Barnaby HJ, Yu S (2015) Investigation of single-bit and multiple-bit upsets in oxide RRAM-based 1T1R and crossbar memory arrays. IEEE Trans Nucl Sci 62(5):2294–2301CrossRefGoogle Scholar
  31. Murali K, Lakshmanan M (1992) Effect of sinusoidal excitation on the Chua’s circuit. IEEE Trans Circuits Syst I Fundam Theory Appl 39(4):264–270. CrossRefzbMATHGoogle Scholar
  32. Muthuswamy B (2010) Implementing memristor based chaotic circuits. Int J Bifurc Chaos 20(5):1335–1350CrossRefGoogle Scholar
  33. Pal S, Gupta V, Ki WH, Islam A (2019a) Design and development of memristor-based resistive random access memory. IET Circuits Devices Syst. CrossRefGoogle Scholar
  34. Pal S, Gupta V, Ki WH, Islam A (2019b) A transmission gate based 9T SRAM cell for variation resilient low power and reliable IoT applications. IET Circuits Devices Syst. CrossRefGoogle Scholar
  35. Pershin YV, La Fontaine S, Di Ventra M (2009) Memristive model of amoeba learning. Phys Rev 80(021926):1–6Google Scholar
  36. Pershin YV, Slipko VA, Di Ventra M (2013) Complex dynamics and scale invariance of one-dimensional memristive networks. Phys Rev 87:022116CrossRefGoogle Scholar
  37. Pickett MD, Strukov DB, Borghetti JL et al (2009) Switching dynamics in titanium dioxide memristive devices. J Appl Phys 106(7):074508CrossRefGoogle Scholar
  38. Portal J-M et al (2017) Design and simulation of a 128 kb embedded nonvolatile memory based on a hybrid RRAM (HfO2)/28 nm FDSOI CMOS technology. IEEE Trans Nanotechnol 16(4):677–686CrossRefGoogle Scholar
  39. Roy C, Islam A (2016) TG based 2T2M RRAM using memristor as memory element. Indian J Sci Technol 9(33):7–11CrossRefGoogle Scholar
  40. Sakib MN, Hassan R, Biswas SN, Das SR (2018) Memristor-based high-speed memory cell with stable successive read operation. IEEE Trans Comput Aided Des Integr Circuits Syst 37(5):1037–1049Google Scholar
  41. Sakode V, Lombardi F, Han J (2012) ‘Cell design and comparative evaluation of a novel 1T memristor-based memory. In: IEEE/ACM International symposium on nanoscale architecture, Amsterdam, Netherlands, 2012, pp 152–159Google Scholar
  42. Shahrabi E, Sandrini J, Attarimashalkoubeh B (2016) Chip-level CMOS co-integration of ReRAM-based non-volatile memories. In: Proceedings of 12th conference on PhD research in microelectronics and electronics (PRIME), 2016, pp 1–4Google Scholar
  43. Shulaker MM et al (2015) Monolithic 3D integration of logic and memory: carbon nanotube FETs, resistive RAM, and silicon FETs. In: International electron devices meeting. Technical digest (IEDM), Feb 2015, pp 27.4.1–27.4.4Google Scholar
  44. Strukov DB, Snider GS, Stewart DR, Williams RS (2008) The missing memristor found. Nature 453(7191):80–83CrossRefGoogle Scholar
  45. Ventra MD, Pershin YV (2013) On the physical properties of memristive memcapacitive, and meminductive systems. Nanotechnology 24:1–7Google Scholar
  46. Walczyk C et al (2011) Impact of temperature on the resistive switching behavior of embedded HfO2-based RRAM devices. IEEE Trans Electron Devices 58(9):3124–3131CrossRefGoogle Scholar
  47. Wang ZR et al (2010) Temperature instability of resistive switching on HfOx-based RRAM devices. IEEE Electron Device Lett 31(5):476–478CrossRefGoogle Scholar
  48. Wen S, Zeng Z, Huang T et al (2013) Fuzzy modeling and synchronization of different memristor-based chaotic circuits. Phys Lett A Gen Atom Solid State Phys 377(34–36):2016–2021MathSciNetzbMATHGoogle Scholar
  49. Wong H-SP et al (2012) Metal–oxide RRAM. Proc IEEE 100(6):1951–1970CrossRefGoogle Scholar
  50. Wu TF et al (2018) Hyperdimensional computing exploiting carbon nanotube FETs, resistive RAM, and their monolithic 3D integra- tion. IEEE J Solid State Circuits 53(11):3183–3196CrossRefGoogle Scholar
  51. Yakopcic C, Taha TM, Subramanyam G et al (2011) A memristor device model. IEEE Electron Device Lett 32(10):1436–1438CrossRefGoogle Scholar
  52. Zhao L, Jiang L, Zhang Y, Xiao N, Yang J (2017) “Constructing fast and energy efficient 1TnR based ReRAM crossbar memory. In: Proceedings of international symposium on quality electronic design (ISQED), vol 1, 2017, pp 58–64Google Scholar

Copyright information

© Springer-Verlag GmbH Germany, part of Springer Nature 2019

Authors and Affiliations

  1. 1.Department of ECEBIT, MesraRanchiIndia

Personalised recommendations