Abstract
This paper presents an adaptive Improved Recycling Folded Cascode (IRFC) amplifier with improved gain, high slew rate, high phase margin and reduced power consumption. The proposed design is implemented using 180 nm technology with a supply voltage of 1.8 V and a capacitive load of 1 pF. The proposed design is compared with basic two stage op-amp, cascode amplifier and conventional recycling folded cascode amplifier (RFC). Analysis demonstrates that the flexible structure of IRFC with adaptive biasing shows an improvement in gain to 87.74 dB, approximately three times enhancement in slew rate to 53.8 V/µs when compared with the design specifications. The phase margin was observed to be 64.86°. The design also reports an increase in output swing. The gain increases to 109 dB when a cascode stage is added to the IRFC structure.
Similar content being viewed by others
References
Assad RS, Martinez JS (2009) The recycling folded cascode: a general enhancement of the folded cascode amplifier. IEEE J Solid States Circuits 44(9):2535–2542
Assad R, Silva Martinez J (2007) Enhancing general performance of folded cascode amplifier by recycling current. Electron Lett 43(23)
Kumaravel S, Venkataramani B (2014) A current steering positive feedback improved recycling folded cascode OTA. Int J Electr Comput Electron Commun Eng 8(3):533–541
Vij S, Gupta A, Mittal A (2014) An operational amplifier with recycling folded cascode topology and adaptive biasing. Int J VLSI Design Commu Syst (VLSICS) 5(4):33–46
Yilei L et al. (2012) Analysis and implementation of improved recycling folded cascode amplifier. J Semicond 33(2)
Allen PE, Holberg D (2012) CMOS analog circuit design. Oxford University Press, student’s Edition
Kargaran E, Khosrowjerdi H, Ghaffarzadegan K (2010) A 1.5 V high swing ultra-low-power two stage CMOS OP-AMP in 0.18 µm technology. 2nd international conference on mechanical and electronics engineering (ICMEE), pp VI–68 to VI–71
Martin K (2012) Analog circuit design. Riley publication
Razavi B (2012) Design of analog CMOS integrated circuits. Tata Mcgraw hill
Yang Y, Juntang X (2009) High performance full differential op amp design. WASE Int Conf Inf Eng: pp 357–360
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Sarkar, A., Panda, S.S. Design of a power efficient, high slew rate and gain boosted improved recycling folded cascode amplifier with adaptive biasing technique. Microsyst Technol 23, 4255–4262 (2017). https://doi.org/10.1007/s00542-016-2969-1
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s00542-016-2969-1