Abstract
This paper reports on the design, fabrication and electrical characterization of high-density SIS trench capacitors by using a two-step deposition process for fast-filling the deep trenches. LPCVD silicon nitride is employed as the dielectric material to provide high efficiency deposition in the high aspect ratio trenches. The capacitance density in trench capacitors with 25 nm thick Si3N4 is characterized as high as 57.8 nF/mm2, while the breakdown voltage in trench capacitors with 35 nm thick Si3N4 is recorded to be as high as 14.5 V. Furthermore, the capacitances are measured over an applied voltage range from −5 to 5 V, showing a small voltage-dependence of 1.2 and 0.6 % V−1 for the 25 and 35 nm thick Si3N4 trench capacitor, respectively. The leakage currents are measured and the current transport mechanisms are analyzed. The ESR and ESL of the capacitors with 25 and 35 nm thick Si3N4 are very small, as low as 35–65 mΩ and 0.2–0.28 pH for 0.04 mm2 electrode surface.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Abdel-Fattah TM, Gu DF, Baumgart H, Bajpai R, Zaghloul M (2009) Modeling and characterization of ALD grown ZnO nanotubes and their application to sub-micron devices Ecs. Transactions 25:93–99
Brunet M, Kleimann P (2013) High-density 3-D capacitors for power systems on-chip: evaluation of a technology based on silicon submicrometer pore arrays formed by electrochemical etching. IEEE T Power Electr 28:4440–4448
Habermehl S, Apodaca RT, Kaplar RJ (2009) On dielectric breakdown in silicon-rich silicon nitride thin films. Appl Phys Lett 94:012905
Howe RT, Boser BE, Pisano AP (1996) Polysilicon integrated microsystems: Technologies and applications. Sens Actuat a-Phys 56:167–177
Jacqueline S, Domenges B, Voiron F, Murray H (2013) Conduction mechanisms in 2D and 3D SIS capacitors. Semicond Sci Tech 28:045018
Klootwijk JH, Jinesh KB, Roozeboom F (2011) MIM in 3D: dream or reality? (invited). Microelectron Eng 88:1507–1513
Kurokawa H (1982) P-doped polysilicon film growth technology. J Electrochem Soc 129:2620–2624
Learn A (1985) Phosphorus-doped polycrystalline silicon via Lpcvd. 1. Process Charact J Electrochem Soc 132:1257–1258
Ma TP (1998) Making silicon nitride film a viable gate dielectric. IEEE T Electron Dev 45:680–690
Maeng J, Song S, Jeon N, Yoo CS, Lee H, Seo K (2008) Embedded decoupling capacitors up to 80 nF on multichip module-deposited with quasi-three-dimensional metal-insulator-metal structure. Jpn J Appl Phys 47:2535–2537
Roozeboom F, Elfrink RJG, Rijks TGSM, Verhoeven JFCM, Kemmeren A, van den Meerakker JEAM (2001) High-density, low-loss MOS capacitors for integrated RF decoupling. P Soc Photo-Opt Ins 4587:477–483
Zoschke K, Wolf MJ, Topper M, Ehrmann O, Kaletta K, Schmuckle FJ, Reichl H (2007) Fabrication of application specific integrated passive devices using wafer level packaging technologies. IEEE T Adv Packag 30:359–368
Acknowledgments
The authors would like to thank SIMIT for the manufactory platform and package implementation.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Zheng, T., Xu, G. & Luo, L. Wafer level high-density trench capacitors by using a two-step trench-filling process. Microsyst Technol 23, 399–404 (2017). https://doi.org/10.1007/s00542-015-2681-6
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s00542-015-2681-6