Abstract
This paper reports on glass frit wafer bonding, which is a universally usable technology for wafer level encapsulation and packaging. After explaining the principle and the process flow of glass frit bonding, experimental results are shown. Glass frit bonding technology enables bonding of surface materials commonly used in MEMS technology. It allows hermetic sealing and a high process yield. Metal lead throughs at the bond interface are possible, because of the planarizing glass interlayer. Examples of surface micromachined sensors demonstrate the potential of glass–frit bonding.
Similar content being viewed by others
References
MEMS and Sensor Materials 11–036 Sealing glass (2002) Specification FERRO Electronic Materials Santa Babara, Ca, Rev. 1200
HVG Fortbildungskurs (1995) Fügen von Glas. Verlag der Deutschen Glastechnischen Gesellschaft Frankfurt Main 1995 ISBN 3-921089-14-X
Zinke A (1961) Technologie der Glasverschmelzungen. Technisch-physikalische Monographien Band 12, Leipzig 1996 Akademische Verlagsgesellschaft Geest und Portig K.-G
Knechtel R, Heller J, Wiemer M, Frömel J (2003) “Silicon wafer bonding for encapsulating surface micromechanical systems using intermediate glass layers. In: Semiconductor wafer bonding VII, science, technology and applications, proceedings of the 203rd meeting ECS, Paris
Knechtel R (2003) Wafer level encapsulation of surface micromechanical sensors demands and solution. In: Proceedings of the micro system technologies, München
Acknowledgments
The author would like thank Mr. M. Wiemer and Mr. J. Frömel, Fraunhofer Institute for Reliability and Micro Integration Chemnitz for cooperation and optimizing the screen printing process. I would also like to thank the colleagues at X-FAB for the help and support during the development of the glass frit bonding technology.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Knechtel, R. Glass frit bonding: an universal technology for wafer level encapsulation and packaging. Microsyst Technol 12, 63–68 (2005). https://doi.org/10.1007/s00542-005-0022-x
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s00542-005-0022-x