Skip to main content

Implementation of efficient reconfigurable FIR filter with control logic for 5G applications

Soft Computing volume 25, pages 10509–10518 (2021)Cite this article

Abstract

Filters are used to achieve frequency selectivity on the spectrum of input signal. Due to the stability of finite impulse response (FIR) filters, they are used in most of the applications. In the conventional FIR filters, the frequency band is fixed and cannot be changed once it is designed. Hence, there is a necessity of an FIR filter with auto-adjustment of band width in modern day communication systems like 5G. The design of FIR filter requires more number of filter coefficients to get the desired bandwidth specification. This results in a large slice for field programmable gate array implementation. Here, it proposed a state machine to select different FIR filters with the designated set of coefficients. Each FIR filter is having different set of coefficients, and based on the frequency of the clock signal, the FIR filter is selected and thereby frequency selectivity can be achieved. The proposed method is to implement reconfigurable FIR (RFIR) filter with control logic for auto-adjustment of frequency selections to achieve better band width requirements. The filter order is initially selected as 4 and presented the simulation results. The order of the filter(n) increased to 24 for verifying the bandwidth selection. The proposed architecture is compared with the existing architecture with 16 bits and 11 taps. The proposed method saves 33.5% of look-up-tables (LUTs) compared to the existing methods. Simulation results presented are verified using Xilinx ISE design suite 14.7. The total number of four-input LUTs utilized are 630 for order(n) of the filter 24. Power consumed by the overall design is 195 mW.

This is a preview of subscription content, access via your institution.

Access options

Buy single article

Instant access to the full article PDF.

USD 39.95

Price includes VAT (USA)
Tax calculation will be finalised during checkout.

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9

References

  • Bhagyalakshmi N, Rekha KR, Nataraj KR (2015) Design and implementation of DA-based reconfigurable FIR digital filter on FPGA. In: 2015 international conference on emerging research in electronics, computer science and technology (ICERECT). pp. 214–217

  • Chan SC, Pun CKS, Ho KL (2004) A new method for designing FIR filters with variable characteristics. IEEE Signal Process Lett 274–277

  • Chen K-H, Chiueh TD (2006) A low power digit based reconfigurable FIR filter. IEEE Trans Circ Syst-II, Express Briefs 617–621

  • Dake JL, Terlapu SK (2013) Low complexity digit serial multiplier for finite field using redundant basis. Indian J Sci Technol 9:S11–5

    Google Scholar 

  • Darak SJ, Vinod AP, Lai EMK (2011) A new variable digital filter design based on fractional delay. IEEE, ICASSP 1629–1632

  • Darak SJ, Kavallur S, Gopi P, Prasad VA, Lai E (2014) Low complexity reconfigurable fast filter bank for multi standard wireless receivers. IEEE Trans Very Large Scale Integration (VLSI) systems 1202–1206

  • Farooq U, Saleem M, Jamal H (2006) Parameterized FIR filtering IP cores for reusable SoC design. In: Third international conference on information technology, IEEE, 554–559

  • Gali SJ, Terlapu SK (2018) On the implementation of VLSI architecture of FM0/manchester encoding and differential manchester coding for short-range communications. In: Anguera J, Satapathy S, Bhateja V, Sunitha K (Eds.) Microelectronics, electromagnetics and telecommunications. Lecture notes in electrical engineering 471:551–558

  • Goel M, Shanbhag NR (1999) Dynamic algorithm transformations (DAT) a systematic approach to low power reconfigurable signal processing. IEEE Trans Very Large Scale Integr (VLSI) Syst 463–476

  • Ketha MB, Venkateswarlu C, Raghuram K (2012) Design and FPGA Implementation of reconfigurable FIR filter architecture for DSP applications. Int J Eng Res Technol 1–7

  • Lowenborg P, Johansson H (2006) Minimax design of adjustable bandwidth linear phase FIR filters. IEEE Trans Circ Syst-I 431–439

  • Lu W-S (2006) Design of FIR filters with discrete coefficients via sphere relaxation. In: IEEE conference on circuits and systems

  • Mahesh R, Vinod AP (2010) New Reconfigurable Architecture for implementing FIR filter with low complexity. IEEE Transactions on computer aided design of integrated circuits and systems, 275–288.

  • Mirzaei S, Hosangadi A, Kastner R (2007) FPGA implementation of high speed FIR filters using add and shift method. In: International conference on computer design, IEEE Xplore

  • Naga Sravanthi V, Terlapu SK (2020) Design and performance analysis of rounding approximate multiplier for signal processing applications. In: Satapathy S, Bhateja V, Mohanty J, Udgata S.(Eds.) Smart intelligent computing and applications. Smart innovation, systems and technologies. pp. 395–403

  • Oh YJ, Lee H, Lee CH (2006) A reconfigurable FIR filter design using dynamic partial reconfiguration. IEEE Xplore—ISCAS 4851-4854

  • Oppenheim A, Wolfgang FG, Mecklenbrauker W (1976) Variable cutoff linear phase digital filters. IEEE Trans Circ Syst 199–203

  • Pan S-T (2010) A canonic signed digit coded genetic algorithm for designing finite impulse response digital filter. Elsevier, Digital Signal Processing 314–327

  • Veljanovski R, Singh J, Faulkner M (2003) Design and implementation of reconfigurable filter. IEEExplore, IET, Electron Lett 813–814

Download references

Funding

This research received no financial support.

Author information

Authors and Affiliations

  1. Centurion University of Technology and Management, R.sitapur, Odisha, 761211, India

    S. N. Raju Kalidindi

  2. Shri Vishnu Engineering College for Women, Bhimavaram, 534202, India

    S. N. Raju Kalidindi & Sudheer Kumar Terlapu

  3. Dhanekula Institute of Engineering and Technology, Vijayawada, 521151, India

    M. Vamshi Krishna

Authors
  1. S. N. Raju Kalidindi
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Sudheer Kumar Terlapu
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. M. Vamshi Krishna
    View author publications

    You can also search for this author in PubMed Google Scholar

Contributions

KSNR and SK conceived the problem statement and the formulation presented in the paper. The literature survey and simulation which involves in coding have been contributed by SK. The simulation-based experimentation and execution of the codes according to required format have been done by KSNR. The analysis and validation of the data have been performed by VK. The manuscript preparation, data collection and other research facilities essential to carry out the work are provided by KSNR and SK.

Corresponding author

Correspondence to S. N. Raju Kalidindi.

Ethics declarations

Conflict of interest

The authors declare that they have no conflict of interest.

Human and animals rights

This article does not contain any studies with human participants performed by any of the authors.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and Permissions

About this article

Verify currency and authenticity via CrossMark

Cite this article

Raju Kalidindi, S.N., Terlapu, S.K. & Krishna, M.V. Implementation of efficient reconfigurable FIR filter with control logic for 5G applications. Soft Comput 25, 10509–10518 (2021). https://doi.org/10.1007/s00500-021-05997-7

Download citation

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s00500-021-05997-7

Keywords

  • Coefficient selection
  • Distributed arithmetic
  • FIR Filter design
  • Folded direct form
  • Multiply and accumulate
  • Unfolded direct Form