Abstract
This paper describes the Differential Pass Transistor Pulsed Latch (DPTPL) which enhances D-Q delay and reduces power consumption using NMOS pass transistors and feedback PMOS transistors. The proposed flip-flop uses the characteristic of stronger drivability of NMOS transistor than that of transmission gate if the sum of total transistor width is the same. Positive feedback PMOS transistors enhance the speed of the latch as well as guarantee the full swing of internal nodes. Also, the power consumption of the proposed pulsed latch is reduced significantly due to the reduced clock load and smaller total transistor width compared to conventional differential flip-flops. DPTPL reduces E × D by 45.5% over ep-SFF. The simulations were performed in a 0.13 um CMOS technology at 1.2 V supply voltage with 1.25 GHz clock frequency.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Hrishikesh MS et al (2002) The optimal logic depth per pipeline stage is 6 to 8 FO4 inverter delays. In: International symposium on computer architecture
Anderson CJ et al (2001) Physical design of a fourth-generation power GHz microprocessor. In: IEEE International solid-state circuits conference, pp 232–233
Gerosa G et al (1994) A 2.2 W, 80 MHz superscalar RISC microprocessor. IEEE J Solid-State Circuits 29(12):1140–1454
Stojanovic V, Oklobdžija VG (1999) Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems. IEEE J Solid-State Circuits 34:536–548
Partovi H et al (1996) Flow-through latch and edge-triggered flip-flop hybrid elements. ISSCC digest of technical papers, pp 138–139
Klass F (1996) Semi-dynamic and dynamic flip-flops with embedded logic. In: Symposium on VLSI circuits digest technical papers, pp 108–109
Nikolić B et al (2000) Improved sense-amplifier-based flip-flop: design and measurement. IEEE J Solid-State Circuits 35(6):876–884
Tschanz J, Narendra S, Chen Z, Borkar S, Sachdev M, De V (2001) Comparative delay and energy of single edge-triggered & dual edge-triggered pulsed flip-flops for high-performance microprocessors. In: International symposium on low power electronics and design, August 6–7, pp 147–152
Kawaguchi H, Sakurai T (1998) A reduced clock-swing flip-flop (RCSFF) for 63% power reduction. IEEE J Solid-State Circuits 33:807–811
Kim C, Kang S-M (2002) A low-swing clock double-edge triggered flip-flop. IEEE J Solid-State Circuits 37(5):648–652
Nedovic N, Oklobdžija VG (2000) Dynamic flip-flop with improved power. In: International conference on computer design, pp 323–326
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Kim, MY., Jung, I., Kwak, YH. et al. Differential pass transistor pulsed latch. Electr Eng 89, 371–375 (2007). https://doi.org/10.1007/s00202-006-0018-2
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s00202-006-0018-2