Abstract
This paper presents a novel active and passive mixed feed-forward compensation technique for single-stage CMOS folded-cascode rail-to-rail operational trans-conductance amplifiers (OTA). Simulations using 0.5 μm Agilent CMOS process parameters indicate a phase margin of around 82° with an unity gain bandwidth of 320 MHz (@1.17 pF capacitive load including the device parasitics). Also, the compensated OTA provided over 60 dB DC-gain with rail-to-rail output voltage swing as well as wide input common-mode range. This ensures optimum step response (fast and accurate settling without ringing) for the feedback amplifier in switched-capacitor signal processing applications. An improved ``fast sensing'' common-mode feedback circuit with high common-mode gain is also used for the single-stage cascode OTA.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Ahuja BK (1983) An improved frequency compensation technique for CMOS operational amplifiers. IEEE J Solid-State Circ 18(6):629–633
Hurst PJ et al (2004) Miller compensation using current buffers in fully differential CMOS two-stage operationl amplifiers. IEEE Trans Circ Syst I (Regular papers), 51(2):275–285
Lee H, Mok PKT (2004) Advances in active-feedback frequency compensation with power optimization and transient improvement. IEEE Trans Circ Syst I: (Regular papers) 51(9):1690–1696
Peng X, Sansen W (2004): AC boosting compensation scheme for low-power multi-stage amplifiers. IEEE J Solid-State Circ 39(11):2074–2079
Thandri BK, Martinez JS (2003) A robust feedforward compensation scheme for multistage operational transconductance amplifiers with no miller capacitors. IEEE J Solid-State Circ 38(2):237–243
Sansen W, Chang ZY (1990) Feedforward compensation techniques for high frequency CMOS amplifiers. IEEE J Solid-State Circ 25(6):1590–1595
Setty S, Toumazou C (1998) Feedforward compensation techniques in the design of low-voltage opamps and OTAs. In: Proceedings ISCAS' 98, vol 1, pp 464–467
Jiang R, Fiez TS (2004) A 14-bit Δ Σ ADC with 8xOSR and 4-MHz conversion bandwidth in a 0.18 μm CMOS process. IEEE J Solid-State Circ 39(1):63–74
Johns DA, Martin K (1997) Analog integrated circuit design. Wiley, New York
Razavi B (2001) Design of analog CMOS integrated circuits . McGraw Hill, Boston
Laker KR, Sansen WMC (1994) Design of analog integrated circuits and systems. McGraw Hill, New York
Apfel RJ, Gray PR (1974) A fast settling monolithic operational amplifier using doublet compression techniques. IEEE J Solid-State Circ 9(6):332–340
Peeters E, Steyaert M, Sansen W (1997) A fully differential 1.5 V low-power CMOS operational amplifier with a rail-to-rail current-regulated constant-g m input stage. In: Proceedings IEEE custom integrated circuits conference, pp 75–78
Hogervorst R, Tero JP, Eschauzier RGH, Huijsing JH (1994) A compact power-efficient 3 V CMOS rail-to-rail input/output operational amplifier for VLSI cell libraries. IEEE J Solid-State Circ 29(12):1505–1513
amath BY, Meyer RG, Gray PR (1974) Relationship between frequency response and settling time of operational amplifiers. IEEE J Solid-State Circ 9(6):347–352
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Hasan, S., Ula, N. A novel feed-forward compensation technique for single-stage fully-differential CMOS folded cascode rail-to-rail amplifier. Electr Eng 88, 509–517 (2006). https://doi.org/10.1007/s00202-005-0306-2
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s00202-005-0306-2