Abstract
This paper discusses the problem of determining workload in a semiconductor fabrication line for providing robust production control. A mathematical model is proposed to determine the amount of wafers to be processed on equipment in a photolithography process where the setup time is incurred if the type of wafers is changed on the equipment. The objective of the model is to control the fabrication line by maintaining the target work-in-process (WIP) level as close as possible for the purpose of short cycle time and by minimizing the setup time loss for maximal throughput. The proposed model is formulated using mixed integer programming (MIP) to minimize the weighted sum of two objective functions. A heuristic approach is suggested using linear relaxation and its adjustment. Performances are evaluated for the optimal solution with computational cost and for the heuristics. It is shown that the heuristics give good solutions which are 10% away, on average, from the optimal solution, but which can be obtained in a few seconds.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Wein LM (1988) Scheduling semiconductor wafer fabrication. IEEE Trans Semicond Manuf 1:115–129
Glassey CR, Resende MGC (1988) A scheduling rule for job release in semiconductor fabrication. Oper Res Lett 7:213–217
Spearman ML, Woodruff DL, Hopp WJ (1990) CONWIP: a pull alternative to kanban. Int J Prod Res 28(5):879–894
Ehteshami B, Petrakian RG, Shabe PM (1992) Trade-offs in cycle time management: hot lots. IEEE Trans Semicond Manuf 5:101–106
Robinson J, Chance F (2000) Wafer fabrication cycle time management using MES data. The Proceedings of International Conference on modeling and Analysis of Semiconductor Manufacturing Arizona:10–12
Lou SXC, Kager PW (1989) A robust production control policy for VLSI wafer fabrication. IEEE Trans Semicond Manuf 2:159–164
Uzsoy R, Church LK, Ovacik IM, Hinchaman J (1992) Dispatching rules for semiconductor testing operations: A computational study. Electronics Manufacturing Technology Symposium 272–276
Uzsoy R (1994) Scheduling complex dynamic job shops with application to semiconductor manufacturing. The proceeding of Design and Manufacturing Grantees Conference 383–384
Lee YH, Park JK, Kim SY (2002) Experimental study on input and bottleneck scheduling for a semiconductor fabrication line. IIE Trans 34 179–190
Lee YH, Lee BJ (2003) Push-pull production planning of the reentrant process. Int J Adv Manuf Technol 22:922–931
Kim YD, Kim JU, Lim SK, Jun HB (1998) Due-date based scheduling and control policies in a multiproduct semiconductor wafer fabrication facility. IEEE Trans Semicond Manuf 11:155–164
Allahverdi A, Ng CT, Cheng TCE, Kovalyov MY (2007) A survey of scheduling problems with setup times or costs. Eur J Oper Res in press
Kim S, Yea SH, Kim B (2002) Shift scheduling for steppers in the semiconductor wafer fabrication process. IIE Trans 34:167–177
Kim DW, Kim KH, Jang W, Chen FF (2002) Unrelated parallel machine scheduling with setup times using simulated annealing. Robot Comput Integr Manuf 18:223–231
Ebru D, Uzsoy R (2000) Decomposition methods for reentrant flow shops with sequence-dependent setup times. J Sched 3:155–177
Miragliotta G, Perona M (2005) Decentralised, multi-objective driven scheduling for reentrant shops: A conceptual development and a test case 167:644–662
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Kim, S., Lee, Y.H., Yang, T. et al. Robust production control policies considering WIP balance and setup time in a semiconductor fabrication line. Int J Adv Manuf Technol 39, 333–343 (2008). https://doi.org/10.1007/s00170-007-1208-4
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s00170-007-1208-4