Skip to main content
Log in

A hybrid neural network and selective allowance approach for internal due date assignment in a wafer fabrication plant

  • ORIGINAL ARTICLE
  • Published:
The International Journal of Advanced Manufacturing Technology Aims and scope Submit manuscript

Abstract

A hybrid neural network and selective allowance approach is proposed in this study for internal due date assignment in a wafer fabrication plant (wafer fab). In the first part, a look-ahead self-organization map-fuzzy back propagation network (SOM-FBPN) is constructed to estimate the completion time of a job. Subsequently, a selective allowance policy is established to determine the allowance that will be added to the estimated job completion time. Compared with traditional approaches, the look-ahead SOM-FBPN has many features (including incorporating the future release plan, classifying jobs, and incorporating expert opinions), and the selective allowance policy is novel by considering two different production control issues to avoid missing the due date. According to experimental results, the prediction accuracy of the look-ahead SOM-FBPN was significantly better than those of many existing approaches. Besides, the selective allowance policy considerably improved the due date related performance after adding some extra allowance.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

References

  1. Barman S (1998) The impact of priority rule combinations on lateness and tardiness. IIE Transactions 30:495–504

    Article  Google Scholar 

  2. Chandiramani V, Jayaseelan R, Nathan VSL, Priya KS (2004) A neural network approach to process assignment in multiprocessor systems based on the execution time. Proceedings of International Conference on Intelligent Sensing and Information Processing (ICISIP 2004), Chennai, India:332–335

  3. Chang P-C, Chen LY (2006) A hybrid regulation system by evolving CBR with GA for a twin laser measuring system. International Journal of Advanced Manufacturing Technology, DOI 10.1007/s00170-005-0286-4

  4. Chang P-C, Hsieh J-C (2003) A neural networks approach for due-date assignment in a wafer fabrication factory. Int J Ind Eng 10(1):55–61

    MathSciNet  Google Scholar 

  5. Chang P-C, Hsieh J-C, Liao TW (2001) A case-based reasoning approach for due date assignment in a wafer fabrication factory. Proceedings of the International Conference on Case-Based Reasoning (ICCBR 2001), Vancouver, British Columbia, Canada

  6. Chang P-C, Hsieh J-C, Liao TW (2005) Evolving fuzzy rules for due-date assignment problem in semiconductor manufacturing factory. J Intell Manuf 16:549–557

    Article  Google Scholar 

  7. Chang P-C, Liao TW (2006) Combining SOM and fuzzy rule base for flow time prediction in semiconductor manufacturing factory. Appl Soft Comput 6:198–206

    Article  Google Scholar 

  8. Chang P-C, Liu CH, Wang YW (2006) A hybrid model by clustering and evolving fuzzy rules for sale forecasting in printed circuit board industry. Decision Support Systems DOI 10.1016/j.dss.2006.02.014

  9. Chen T (2003) A fuzzy back propagation network for output time prediction in a wafer fab. Appl Soft Comput 2/3F:211–222

    Article  Google Scholar 

  10. Chen T (2006) A hybrid look-ahead SOM-FBPN and FIR system for wafer lot output time prediction and achievability evaluation. Int J Adv Manuf Technol (in press)

  11. Chen T (2006) A hybrid SOM-BPN approach to lot output time prediction in a wafer fab. Neural Processing Letters DOI 10.1007/s11063-006-9027-4

  12. Chen T (2006) A look-ahead fuzzy back propagation network for lot output time series prediction in a wafer fab. Lect Notes in Comput Sci 4234:974–982

    Article  Google Scholar 

  13. Chen T (2006) An intelligent hybrid system for wafer lot output time prediction. Adv Eng Infor (in press)

  14. Gordon V, Proth J-M, Chu C (2002) A survey of the state-of-the-art of common due date assignment and scheduling research. Eur J Oper Res 139:1–25

    Article  MATH  MathSciNet  Google Scholar 

  15. Hsu SY, Sha DY (2004) Due date assignment in wafer fabrication using artificial neural network. Int J Adv Manuf Technol 23(9–10):768–775

    Google Scholar 

  16. Hung Y-F, Chang C-B (2001) Dispatching rules using flow time predictions for semiconductor wafer fabrications. Proceedings of the 5th Annual International Conference on Industrial Engineering Theory, Applications and Practice, Taiwan

  17. Ishibuchi H, Nozaki K, Tanaka H (1992) Distributed representation of fuzzy rules and its application to pattern classification. Fuzzy Sets Sys 52(1):21–32

    Article  Google Scholar 

  18. Jiang Y, Zhou ZH (2004) SOM ensemble-based image segmentation. Neural Process Let 20:171–178

    Article  Google Scholar 

  19. Lin C-Y (1996) Shop floor scheduling of semiconductor wafer fabrication using real-time feedback control and prediction. Ph.D. Dissertation, Engineering-Industrial Engineering and Operations Research, University of California at Berkeley

  20. Little JDC (1961) A proof of the queueing formula L = ë W. Oper Res 9:383–387

    Article  MATH  MathSciNet  Google Scholar 

  21. Tiwari MK, Roy D (2002) Minimization of internal shrinkage in casting using synthesis of neural network. Int J Smart Eng Syst Des 4:205–214

    Article  Google Scholar 

  22. Vig MM, Dooley KJ (1991) Dynamic rules for due-date assignment. Int J Prod Res 29(7):1361–1377

    Article  Google Scholar 

  23. Wang L-X, Mendel JM (1992) Generating fuzzy rules by learning from examples. IEEE Trans Syst, Man, Cybern 22(6):1414–1427

    Article  MathSciNet  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Toly Chen.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Chen, T., Jeang, A. & Wang, YC. A hybrid neural network and selective allowance approach for internal due date assignment in a wafer fabrication plant. Int J Adv Manuf Technol 36, 570–581 (2008). https://doi.org/10.1007/s00170-006-0869-8

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s00170-006-0869-8

Keywords

Navigation