Skip to main content
SpringerLink
Log in

Design and Implementation of a Wide-Swing CMOS Multiplier for AC Source Signal Tracking and Modulation

  • Published:
Circuits, Systems, and Signal Processing Aims and scope Submit manuscript

Abstract

The multiplier is a pervasive critical component today. However, most of them are difficult to be integrated into an integrated circuit. In this study, we proposed a novel analog multiplier for AC power application, using CMOS process to realize the analog voltage multiplication function of double-ended input and single-ended output. Under the working voltage of 3.3 V, the multiplier can operate with a wide input voltage range of 0–1.6 V (about 48.8% of the working voltage) and a wide output voltage range of 0–2.56 V (about 77.5% of the working voltage). The multiplier is implemented through the current difference between two NMOSs operating in the linear region and the saturation region, respectively. Compared with the existing technique, the proposed analog multiplier has a wider input and output range, and better linearity. It is suitable for AC power signal tracking and modulation. Finally, the United Microelectronics Corporation 0.18 μm 1P4M CMOS standard process was used for physical implementation. Moreover, there is not any BJT or special device used. It was measured that the analog multiplier circuit consumes about 0.56 mW at a working voltage of 3.3 V.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15
Fig. 16
Fig. 17
Fig. 18
Fig. 19
Fig. 20
Fig. 21
Fig. 22
Fig. 23
Fig. 24

Similar content being viewed by others

References

  1. Y. Babacan, Ultra-low voltage and low-power voltage-mode DTMOS-based four-quadrant analog multiplier, in Proceedings of the Analog Integrated Circuits and Signal Processing (2019), pp. 39–45

  2. B. Boonchu, Low-voltage low-power sub-threshold CMOS four-quadrant analogue multiplier, in Proceedings of the International Electrical Engineering Congress (iEECON) (2018), pp. 1–4

  3. Y. Gui, J.D. Bendtsen, J. Stoustrup, Sliding mode control with grid voltage modulated direct power control for three-phase AC–DC converter, in Proceedings of the Chinese Control Conference (CCC) (2019), pp. 7436–7441

  4. Y. Gui, M. Li, J. Lu, S. Golestan, J.C. Vasquez, A voltage modulated DPC approach for three-phase PWM rectifier. IEEE Trans. Ind. Electron. 65(10), 7612–7619 (2018)

    Article  Google Scholar 

  5. G.A. Hadgis, P.R. Mukund, A novel CMOS monolithic analog multiplier with wide input dynamic range, in Proceedings of the International Conference on VLSI Design (1995), pp. 310–314

  6. S. Hadidi, A. Hassanzadeh, An ultra-low-power and high-gain four-quadrant qnalog multiplier based on dynamic threshold MOSFET (DTMOS), in Proceedings of the Iranian Conference on Electrical Engineering (ICEE) (2020), pp. 1–5

  7. G. Han, E. Sanchez-Sinencio, CMOS transconductance multipliers: a tutorial. IEEE Trans. Circuits Syst. II Analog Digit Signal Process. 45(12), 1550–1563 (1998)

    Article  Google Scholar 

  8. Z. Huang, Y. Inoue, H. Yu, Q. Zhang, A wide dynamic range four-quadrant CMOS analog multiplier using active feedback, in Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems (2006), pp. 708–711

  9. Y. Li, Y. Yang, Z. Zhu, W. Qiang, A novel low THD 4-quadrant analog multiplier using feedforward compensation for PFC, in Proceedings of the IEEE International Conference on ASIC (2011), pp. 878–881

  10. H.R. Mehrvarz, C.Y. Kwok, A novel multi-input floating-gate MOS four quadrant analog multiplier. IEEE J. Solid State Circuits 31(8), 1123–1131 (1996)

    Article  Google Scholar 

  11. T. Oshima, Y. Nakamura, T. Yamawaki, Fast CMOS analog multiplier and divider with continuous-time inverter-based flash digitizer. IEEE Trans. Circuits Syst. II Express Briefs 69(3), 934–938 (2022)

    Google Scholar 

  12. P. Prommee, M. Somdunyakanok, K. Angkaew, A. Jodtang, K. Dejhan, Single low-supply and low-distortion CMOS analog multiplier, in Proceedings of the IEEE International Symposium on Communications and Information Technology (2005), pp. 251–254

  13. J. Rajpoot, S. Maheshwari, High performance four-quadrant analog multiplier using DXCCII. Circuits Syst. Signal Process. 39, 54–64 (2020)

    Article  Google Scholar 

  14. R. Ramabhadran, Y. Levy, B. Roberts, V. Pradeep, Low THD multipliers for BCM buck and cascaded buck-boost PFC converters, in Proceedings of the IEEE Energy Conversion Congress and Exposition (ECCE)(2017), pp. 5293–5297

  15. E. Sackinger, W. Guggenbuhl, A versatile building block: the CMOS differential difference amplifier. IEEE J. Solid State Circuits 22(2), 287–294 (1987)

    Article  Google Scholar 

  16. S. Saidi, R. Abbassi, S. Chebbi, Quality improvement of shunt active power filter with direct instantaneous power estimator based on virtual flux. Int. J. Control. Autom. Syst. 14(5), 1309–1321 (2016)

    Article  Google Scholar 

  17. R. Sotner, L. Polak, J. Jerabek, J. Petrzela, V. Kledrowetz, Analog multipliers-based double output voltage phase detector for low-frequency demodulation of frequency modulated signals. IEEE Access 9, 93062–93078 (2021)

    Article  Google Scholar 

  18. X. Tang, K.M. Tsang, W.L. Chan, Active power filter using nonlinear repetitive controller. Int. J. Control. Autom. Syst. 9(1), 132–138 (2011)

    Article  Google Scholar 

  19. R. Vauche, Z. Benjelloun, R.A.B. Mefteh, W. Rahajandraibe, R. Bouchakour, H. Barthelemy, Design and analysis of a Gilbert analog multiplier for input dynamic range optimization, in Proceedings of the Design & Technology of Integrated Systems in Nanoscale Era (DTIS) (2020), pp. 1–6

  20. Z. Wang, Automatic VT extractors based on an n*n/sup 2/MOS transistor array and their application. IEEE J. Solid State Circuits 27(9), 1277–1285 (1992)

    Article  Google Scholar 

  21. G. Zamora-Mejia, A. Diaz-Armendariz, H. Santiago-Ramirez, J.M. Rocha-Perez, C.A. Gracios-Marin, A. Diaz-Sanchez, Gate and buck-driven four-quadrant CMOS analog multiplier. Circuits Syst. Signal Process. 38, 1547–1560 (2019)

    Article  Google Scholar 

  22. Z.Q. Zeng, J.G. Hu, J. Wu, Q.H. Zhong, D.M. Wang, A high precision analog temperature compensated crystal oscillator using a new temperature compensated multiplier. IEEE Trans. Circuits Syst. I Regul. Pap. 70(2), 680–693 (2023)

    Article  Google Scholar 

Download references

Acknowledgements

The authors would like to thank the Editor-in-Chief, Prof. M. N. S. Swamy, and Associate Editor, Prof. Costas Psychalinos, for their help in processing this paper’s review. The authors are also grateful to the Associate Editor, Prof. Costas Psychalinos, and anonymous reviewers, for their constructive comments to improve the quality of this paper. This work is financially supported in part by the Ministry of Science and Technology, Taiwan under the Grant MOST 111-2221-E-011-146-MY2.

Author information

Authors and Affiliations

  1. Department of Electronic and Computer Engineering, National Taiwan University of Science and Technology, Taipei, 106335, Taiwan

    Wei Wang & Huang-Jen Chiu

  2. Graduate Institute of Automation and Control, National Taiwan University of Science and Technology, Taipei, 106335, Taiwan

    Sendren Sheng-Dong Xu

  3. Advanced Manufacturing Research Center, National Taiwan University of Science and Technology, Taipei, 106335, Taiwan

    Sendren Sheng-Dong Xu

  4. Himax Technologies, Inc., Taipei, 100507, Taiwan

    Chi-Lin Chen

Authors
  1. Wei Wang
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Sendren Sheng-Dong Xu
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Chi-Lin Chen
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Huang-Jen Chiu
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Sendren Sheng-Dong Xu.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Wang, W., Xu, S.SD., Chen, CL. et al. Design and Implementation of a Wide-Swing CMOS Multiplier for AC Source Signal Tracking and Modulation. Circuits Syst Signal Process (2024). https://doi.org/10.1007/s00034-024-02632-2

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • DOI: https://doi.org/10.1007/s00034-024-02632-2

Keywords

Search

Navigation