Skip to main content
SpringerLink
Log in

Capricious Digital Filter Design and Implementation Using Baugh–Wooley Multiplier and Error Reduced Carry Prediction Approximate Adder for ECG Noise Removal Application

  • Published:
Circuits, Systems, and Signal Processing Aims and scope Submit manuscript

Abstract

Capricious digital filter (CDF) plays a significant role of signal processing application field to eradicate noise. Any prototype filter desired frequency response is attained by developing all pass makeover-based capricious digital filter (APM-CDF) that sustains full control on cutoff frequency. The benefits of APM-CDF are limited through its speed, area, and power consume. In this manuscript, Baugh–Wooley multiplier (BWM) with error reduced carry prediction approximate adder (ERCPAA) is proposed to accelerate the filter design, decreasing the area and power consume. ERCPAA is a rapid binary adder that takes low power and area. ERCPAA adder is separated as 3 blocks: approximate full adder cells, carry prediction logic, constant truncation including error diminishing logic, these reduce power with area. BWM is utilized to decrease the hardware complex including high speed, lesser area, and lesser power consume. The proposed filter is applicable in ECG signal noise removing applications to offer filtered higher-quality signals. The proposed filter is implemented in Verilog and simulation is activated in Xilinx ISE 14.5 tool. The simulation outcomes shows lesser delay 32.87%, 26.88%, and 32.88%, and lower area 20%, 80%, and 65% comparing to the existing filters, like partial product adding in Vedic design-ripple carry adder model FIR filter for electrocardiogram signal denoising algorithm (DF-4VM-CSA), Vedic design-carry look ahead (VMD-CLA), respectively. The proposed filter is activated in MATLAB/Simulink for reading input ECG signal. Finally, the proposed filter attains 34.86%, 26.98% higher SNR analyzed to the existing filters, like DF-4VM-CSA, DF-VMD-CLA, respectively.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13

Similar content being viewed by others

Data Availability Statement

None.

References

  1. S. Aathilakshmi, R. Vimala, K.R. Britto, An elegance of novel digital filter using majority logic on pipelined architecture for SNR improvement in signal processing. J. Ambient Intell. Humaniz. Comput. 1–9 (2021).

  2. R. Arun Sekar, S. Sasipriya, Implementation of FIR filter using reversible modified carry select adder. Concurr. Comput. Pract. Exp. 31(14), e4952 (2020)

    Article  Google Scholar 

  3. P.P. Autade, S.M. Turkane, A.A. Deshpande, Design of multipliers using reversible logic and toffoli gates. In 2022 Emerging Smart Computing and Informatics (ESCI), IEEE. (2022), pp. 1–4

  4. T.J. Baker, J.P. Hayes, CeMux: maximizing the accuracy of stochastic mux adders and an application to filter design. ACM Trans. Des. Autom. Electron. Syst. (TODAES) 27(3), 1–26 (2022)

    Article  Google Scholar 

  5. S. Biswas, M. Maniruzzaman, R.N. Bairagi, Noise removing from ECG signal using FIR filter with windowing techniques. In 2021 International Conference on Electronics, Communications and Information Technology (ICECIT), IEEE. (2021), pp. 1–4

  6. J. Deny, R.R. Sudharsan, Two novel strategies to structure a quick, low power 16-tap 32-bit propelled FIR filter for DSP applications. In Intelligent Computing and Innovation on Data Science (Springer, Singapore, 2020), pp. 207–214

    Google Scholar 

  7. M.M. Ganatra, C.H. Vithalani, FPGA design of a variable step-size variable tap length denlms filter with hybrid systolic-folding structure and compressor-based booth multiplier for noise reduction in ECG signal. Circ. Syst. Signal Process. 41(6), 3592–3622 (2022)

    Article  Google Scholar 

  8. J. Lee, H. Seo, H. Seok, Y. Kim, A novel approximate adder design using error reduced carry prediction and constant truncation. IEEE Access 9, 119939–119953 (2021)

    Article  Google Scholar 

  9. A. Mandloi, S. Pawar, VLSI design of APT-VDF using novel variable block sized ternary adder and multiplier. Microprocess. Microsyst. 78, 103266 (2020)

    Article  Google Scholar 

  10. A. Mandloi, S. Pawar, Power and delay efficient fir filter design using ESSA and VL-CSKA based booth multiplier. Microprocess. Microsyst. 86, 104333 (2021)

    Article  Google Scholar 

  11. V.K. Odugu, C. Venkata Narasimhulu, K. Satya Prasad, Design and implementation of low complexity circularly symmetric 2D FIR filter architectures. Multidimens. Syst. Signal Process. 31(4), 1385–1410 (2020)

    Article  MATH  Google Scholar 

  12. T.V. Padmavathy, S. Saravanan, M.N. Vimalkumar, Partial product addition in Vedic design-ripple carry adder design fir filter architecture for electro cardiogram (ECG) signal de-noising application. Microprocess. Microsyst. 76, 103113 (2020)

    Article  Google Scholar 

  13. P. Paliwal, J.B. Sharma, V. Nath, Comparative study of FFA architectures using different multiplier and adder topologies. Microsyst. Technol. 26(5), 1455–1462 (2020)

    Article  Google Scholar 

  14. U. Penchalaiah, V.S. Kumar, A facile approach to design truncated multiplier based on HSCG-SCG CSLA adder. Mater. Today Proc. 46, 4102–4109 (2021)

    Article  Google Scholar 

  15. U. Penchalaiah, V.S. Kumar, Low energy, long sustainable and high-speed FIR filter based on truncated multiplier with SCG-HSCG adder. Mater. Today Proc. 61, 504–511 (2022)

    Article  Google Scholar 

  16. P.V. Praveen Sundar, D. Ranjith, T. Karthikeyan, V. Vinoth Kumar, B. Jeyakumar, Low power area efficient adaptive FIR filter for hearing aids using distributed arithmetic architecture. Int. J. Speech Technol. 23(2), 287–296 (2020)

    Article  Google Scholar 

  17. R. Raja Sudharsan, J. Deny, Field programmable gate array (FPGA)-based fast and low-pass finite impulse response (FIR) filter. In Intelligent Computing and Innovation on Data Science (Springer, Singapore, 2020), pp. 199–206

  18. P. Rajesh, F.H. Shajin, G. Kannayeram, A novel intelligent technique for energy management in smart home using internet of things. Appl. Soft Comput. 128, 109442 (2022)

    Article  Google Scholar 

  19. P. Rajesh, F.H. Shajin, G.K. Kumaran, An efficient IWOLRS control technique of brushless DC motor for torque ripple minimization. Appl. Sci. Eng. Prog. 15(3), 5514–5514 (2022)

    Google Scholar 

  20. S. Raveendran, P.J. Edavoor, Y.N. Kumar, M.H. Vasantha, Inexact signed wallace tree multiplier design using reversible logic. IEEE Access 9, 108119–108130 (2021)

    Article  Google Scholar 

  21. S. Roy, A. Chandra, A deep learning approach for the design of narrow transition-band FIR filter. Circ. Syst. Signal Process. 41(10), 5578–5613 (2022)

    Article  MATH  Google Scholar 

  22. S. Roy, A. Chandra, A new method for denoising ECG signal using sharp cut-off FIR filter. In 2018 International Symposium on Devices, Circuits and Systems (ISDCS), IEEE. (2018), pp. 1–6

  23. S. Roy, A. Chandra, A survey of fir filter design techniques: low-complexity, narrow transition-band and variable bandwidth. Integration 77, 193–204 (2021)

    Article  Google Scholar 

  24. M. Sakthimohan, J. Deny, An optimistic design of 16-Tap FIR filter with Radix-4 booth multiplier using improved booth recoding algorithm. Microprocess. Microsyst. 103453 (2020)

  25. R. Sakthivel, G. Ragunath, Low power area optimized and high speed carry select adder using optimized half sum and carry generation unit for FIR filter. J. Ambient. Intell. Humaniz. Comput. 12(5), 5513–5524 (2021)

    Article  Google Scholar 

  26. K. Satish Reddy, H.N. Suresh, A low-power vlsi implementation of rfir filter design using radix-2 algorithm with lcsla. IETE J. Res. 66(6), 741–750 (2020)

    Article  Google Scholar 

  27. F.H. Shajin, P. Rajesh, V.K. Nagoji Rao, Efficient framework for brain tumour classification using hierarchical deep learning neural network classifier. Comput. Methods Biomech. Biomed. Eng. Imaging Vis. 1–8 (2022).

  28. F.H. Shajin, P. Rajesh, M.R. Raja, An efficient VLSI architecture for fast motion estimation exploiting zero motion prejudgment technique and a new quadrant-based search algorithm in HEVC. Circ. Syst. Signal Process. 41(3), 1751–1774 (2022)

    Article  Google Scholar 

  29. K.B. Sowmya, M.D. Anjana, The vedic design-carry look ahead (VD-CLA): a smart and hardware-friendly implementation of the FIR Filter for ECG signal denoising. In Advances in Multidisciplinary Medical Technologies–Engineering, Modeling and Findings, (Springer, Cham, 2021), pp. 185–198

  30. K. Sravani, R. Rao, Design of high throughput asynchronous FIR filter using gate level pipelined multipliers and adders. Int. J. Circuit Theory Appl. 48(8), 1363–1370 (2020)

    Article  Google Scholar 

  31. R.R. Sudharsan, J. Deny, Field Programmable Gate Array (FPGA)-Based Fast and Low-Pass Finite Impulse Response (FIR) Filter. In Intelligent Computing and Innovation on Data Science (Springer, Singapore, 2020), pp.199–206

    Google Scholar 

  32. K. Sundaram, V.K. Natarajan, N. Shanmugam, K. Manoharan, R. Ramasamy, S. Kumar, Area–energy–error optimized faithful multiplier for digital signal processing. Circ. Syst. Signal Process. 40(12), 6224–6241 (2021)

    Article  Google Scholar 

  33. C. Uthaya Kumar, S. Kamalraj, Ambient intelligence architecture of MRPM context based 12-tap further desensitized half band FIR filter for EEG signal. J. Ambient. Intell. Humaniz. Comput. 11(4), 1459–1466 (2020)

    Article  Google Scholar 

Download references

Funding

None.

Author information

Authors and Affiliations

  1. Department of Electronics and Communication Engineering, Jawaharlal Nehru Technological University, Kakinada, Andhra Pradesh, India

    K. Saritha Raj

  2. Department of Electronics and Communication Engineering, Andhra University College of Engineering, Visakhapatnam, India

    P. Rajesh Kumar

  3. Department of Electronics and Communication Engineering, MVGR College of Engineering, Vizianagaram, Andhra Pradesh, India

    M. Satyanarayana

Authors
  1. K. Saritha Raj
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. P. Rajesh Kumar
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. M. Satyanarayana
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to P. Rajesh Kumar.

Ethics declarations

Conflict of interest

The authors declare that they have no conflict of interest.

Ethical Approval

None.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Saritha Raj, K., Rajesh Kumar, P. & Satyanarayana, M. Capricious Digital Filter Design and Implementation Using Baugh–Wooley Multiplier and Error Reduced Carry Prediction Approximate Adder for ECG Noise Removal Application. Circuits Syst Signal Process 42, 6726–6748 (2023). https://doi.org/10.1007/s00034-023-02417-z

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s00034-023-02417-z

Keywords

Search

Navigation