Skip to main content
Log in

Design of Hardware Efficient Reconfigurable Merged Partial Cosine Modulated Non-uniform Filter Bank Channelizer and its Power Efficient Implementation Using a Novel Approximation Algorithm

  • Published:
Circuits, Systems, and Signal Processing Aims and scope Submit manuscript

Abstract

This paper explores the design and hardware efficient realization of low complexity filter bank-based reconfigurable channelizers suitable for wireless receivers. The reconfigurability is achieved by deriving a set of non-uniform filter banks with different sampling factor combinations from a low complexity partial cosine modulated uniform filter bank, by combining different number of its neighbouring channels. The hardware complexity comparison of the filter bank channelizer designed by the proposed approach, with the existing works proves that this approach requires less number of multipliers in its realization to extract the same set of communication standards. To reduce the power and complexity of the multipliers needed for the hardware realization of the filter coefficients, an approximation algorithm, which increases the zeros in the binary represented filter coefficients is employed. The synthesis results show that the algorithm offers a considerable reduction in the hardware and power consumptions of the filter bank.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Fig. 1
Fig. 2
Fig. 3
Fig. 4

Similar content being viewed by others

Data Availability Statement

This manuscript has no associated data.

References

  1. B. Andrea, T. Adam, F. Philippe, B. Andreas, Multipliers-driven perturbation of coefficients for low-power operation in reconfigurable FIR filters. IEEE Trans. Circuits Syst. I Regul. Pap. 64(9), 2388–2400 (2017)

    Article  Google Scholar 

  2. F. Argenti, B. Brogelli, E.D. Re, Design of pseudo-QMF banks with rational sampling factors using several prototype filters. IEEE Trans. Signal Process. 46(6), 1709–1715 (1998)

    Article  Google Scholar 

  3. T.S. Bindiya, E. Elias, Modified metaheuristic algorithms for the optimal design of multiplier-less non-uniform channel filters. Circuits Syst. Signal Process. 33, 815–837 (2014)

    Article  Google Scholar 

  4. X.Y. Chen, X.M. Xie, G.M. Shi, Direct design of near perfect reconstruction linear phase non-uniform filter banks with rational sampling factors, in The International Conference on Acoustics, Speech, & Signal Processing (ICASSP) (2006)

  5. S. Dhabu, A. Ambede, N. Agrawal, K. Smitha, S. Darak, A. Vinod, Variable cutoff frequency FIR filters: a survey. SN Appl. Sci. 2(3), 343 (2020)

    Article  Google Scholar 

  6. C.Y. Fung, S.C. Chan, A multistage filterbank-based channelizer and its multiplier-less realization, in IEEE International Symposium on Circuits and Systems (ISCAS) (2002)

  7. V. Hareesh, T.S. Bindiya, Design of low-complex linear-phase non-uniform filter bank to realize wavelet approximation of Bark frequency partitioning for real-time applications. Circuits Syst. Signal Process. 39, 4623–4649 (2020)

    Article  Google Scholar 

  8. N. Haridas, E. Elias, Reconfigurable farrow structure-based frm filters for wireless communication. Circuits Syst. Signal Process. 36, 315–338 (2017)

    Article  Google Scholar 

  9. F.J. Harris, Multirate Signal Processing for Communication Systems (Prentice-Hall, Upper Saddle River, 2007)

    Google Scholar 

  10. P.Q. Hoang, P.P. Vaidyanathan, Non-uniform multirate filter banks: theory and design, in IEEE International Symposium on Circuits Systems (ISCAS) (1989)

  11. S. Kalathil, E. Elias, Design of multiplier-less sharp non-uniform cosine modulated filter banks for efficient channelizers in software defined radio. Int. J. Eng. Sci. Technol. 19(1), 147–160 (2016)

    Google Scholar 

  12. S. Kalathil, B.S. Kumar, E. Elias, Efficient design of multiplier-less digital channelizers using recombination non-uniform filter banks. J. King Saud Univ. 30(1), 31–37 (2018)

    Google Scholar 

  13. J.J. Lee, B.G. Lee, A design of non-uniform cosine modulated filter banks. IEEE. Trans. Circuits Syst. II 42(11), 732–737 (1995)

    Article  Google Scholar 

  14. Y.. C. Lim, Frequency-response masking approach for the synthesis of sharp linear phase digital filters. IEEE Trans. Circuits Syst. CAS 33(6), 357–364 (1986)

    Google Scholar 

  15. M. Manuel, E. Elias, Design of frequency response masking FIR filter in the canonic signed digit space using modified artificial bee colony algorithm. Eng. Appl. Artif. Intell. 26(1), 660–668 (2013)

    Article  Google Scholar 

  16. Y. Neuvo, D.. C.. Yu, S.. K.. Mitra, Interpolated finite impulse response filters. IEEE Trans. Acoust. Speech Signal Process. 32(3), 563–570 (1984)

    Article  Google Scholar 

  17. V. Sakthivel, E. Elias, Design of Non-uniform Modified DFT Filter Banks, IEEE Region 10 Conference (TENCON) (2016)

  18. V. Sakthivel, E. Elias, Low complexity reconfigurable channelizers using non-uniform filter banks. Comput. Electr. Eng. 68, 389–403 (2008)

    Google Scholar 

  19. G. Sreegul, T.S. Bindiya, An approximation algorithm for reducing the number of non-zero bits in the filter coefficients, in IEEE International Students’ Conference on Electrical, Electronics and Computer Science (SCEECS) (2020)

  20. S. Sudharman, A.D. Rajan, T.S. Bindiya, Design of a power-efficient low-complexity reconfigurable non-maximally decimated filter bank for high-resolution wideband channels. Circuits Syst. Signal Process. 38, 2703–2735 (2019)

    Article  Google Scholar 

  21. P.P. Vaidyanathan, Multirate Systems and Filter Banks (Prentice-Hall, Englewood Cliffs, 1993), pp. 254–258

    MATH  Google Scholar 

  22. W. Zhong, G.M. Shi, X.Y. Xie, X.Y. Chen, Design of linear-phase Non-uniform filter banks With Partial Cosine Modulation. IEEE Trans. Signal Process. 6(6), 3390–3395 (2010)

    Article  Google Scholar 

Download references

Acknowledgements

Authors would like to thank the Department of Science & Technology, Government of India for supporting this work under the FIST scheme No. SR/FST/ET-I/2017/68.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to V. Hareesh.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Hareesh, V., Bindiya, T.S. Design of Hardware Efficient Reconfigurable Merged Partial Cosine Modulated Non-uniform Filter Bank Channelizer and its Power Efficient Implementation Using a Novel Approximation Algorithm. Circuits Syst Signal Process 41, 2118–2135 (2022). https://doi.org/10.1007/s00034-021-01877-5

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s00034-021-01877-5

Keywords

Navigation