Abstract
Modular discrete and integrated implementations of a continuous-time analog rank-order N input filter are presented that uses one operational transconductance amplifier per input. Rank is programmable for all values from \(k=1\) (min case) to \(k=N\) (max case). The implementation is based on transconductance cells with high transconductance gain and symmetrical output current saturating characteristics. Experimental results for both discrete and CMOS integrated implementations are presented that verify functionality and the high-frequency characteristics of the proposed implementations.
Similar content being viewed by others
References
H. Bandala-Hernández et al., Weighted median filters: an analog implementation. Elsevier Integr. VLSI J. 55, 227–231 (2016)
T.T. Bui, T. Shibata, A VLSI implementation of rank-order searching circuit employing a time-domain technique. J. Eng. (2013). https://doi.org/10.1155/2013/759761
U. Cilingiroglu, T.L.E. Dake, Rank-order filter design with a sampled-analog multiple-winners-takes-all core. IEEE J. Solid State Circuits 37, 8 (2002)
Y. Hung, B.D. Liu, C.Y. Tsai, 1-V bulk-driven CMOS analog programmable winner-takes-all circuit. Analog Integr. Circuits Signal Process. 49, 53–61 (2004)
INTERSIL, Data sheet of CA3280. http://www.intersil.com/ data/fn/fn1174.pdf
Y.T. Kuo et al., A new constant time analog rank order filter with O (n) complexity, in 2010 3rd International Conference on Advanced Computer Theory and Engineering (ICACTE), IEEE, vol. 6 (2010)
R. Mukund, Amit Kumar Mishra, Fast and modular analog rank order filter using CMOS technology. IETE J. Res. 55(5), 201–204 (2009)
J. Poikonen, A. Passio, A rank order filter implementation for parallel analog processing. IEEE Trans. Circuits Syst. I Fundam. Theory Appl. 51(5), 974–987 (2004)
J. Poikonen, A. Passio, An 8 \(\times \) 8 cell analog order-statistic-filter array with asynchronous grayscale morphology in \(0.13~\mu \,m\) CMOS. IEEE Trans. Circuits Syst. I Regul. Pap. 56(8), 1541–1553 (2009)
J. Ramírez-Angúlo et al., A compact continuous-time analog rank-order filter implementation in CMOS technology, in IEEE International Symposium on Circuits and Systems, 2002 (ISCAS 2002), Phoenix-Scottsdale, AZ, USA, pp. V65–V68, August (2002)
K. Urahama, T. Nagao, Direct analog rank filtering. IEEE Trans. Circuits Syst. 42(7), 385–388 (1995)
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Ramírez-Angulo, J., Díaz-Sánchez, A., González-Carvajal, R. et al. Modular Discrete and CMOS Integrated Implementations of High-Speed Analog Rank-Order Filters. Circuits Syst Signal Process 37, 5637–5646 (2018). https://doi.org/10.1007/s00034-018-0830-8
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s00034-018-0830-8