Skip to main content
Log in

Modular Discrete and CMOS Integrated Implementations of High-Speed Analog Rank-Order Filters

  • Short Paper
  • Published:
Circuits, Systems, and Signal Processing Aims and scope Submit manuscript

Abstract

Modular discrete and integrated implementations of a continuous-time analog rank-order N input filter are presented that uses one operational transconductance amplifier per input. Rank is programmable for all values from \(k=1\) (min case) to \(k=N\) (max case). The implementation is based on transconductance cells with high transconductance gain and symmetrical output current saturating characteristics. Experimental results for both discrete and CMOS integrated implementations are presented that verify functionality and the high-frequency characteristics of the proposed implementations.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Fig. 1
Fig. 2
Fig. 3
Fig. 4

Similar content being viewed by others

References

  1. H. Bandala-Hernández et al., Weighted median filters: an analog implementation. Elsevier Integr. VLSI J. 55, 227–231 (2016)

    Article  Google Scholar 

  2. T.T. Bui, T. Shibata, A VLSI implementation of rank-order searching circuit employing a time-domain technique. J. Eng. (2013). https://doi.org/10.1155/2013/759761

    Article  Google Scholar 

  3. U. Cilingiroglu, T.L.E. Dake, Rank-order filter design with a sampled-analog multiple-winners-takes-all core. IEEE J. Solid State Circuits 37, 8 (2002)

    Article  Google Scholar 

  4. Y. Hung, B.D. Liu, C.Y. Tsai, 1-V bulk-driven CMOS analog programmable winner-takes-all circuit. Analog Integr. Circuits Signal Process. 49, 53–61 (2004)

    Article  Google Scholar 

  5. INTERSIL, Data sheet of CA3280. http://www.intersil.com/ data/fn/fn1174.pdf

  6. Y.T. Kuo et al., A new constant time analog rank order filter with O (n) complexity, in 2010 3rd International Conference on Advanced Computer Theory and Engineering (ICACTE), IEEE, vol. 6 (2010)

  7. R. Mukund, Amit Kumar Mishra, Fast and modular analog rank order filter using CMOS technology. IETE J. Res. 55(5), 201–204 (2009)

    Article  Google Scholar 

  8. J. Poikonen, A. Passio, A rank order filter implementation for parallel analog processing. IEEE Trans. Circuits Syst. I Fundam. Theory Appl. 51(5), 974–987 (2004)

    Article  Google Scholar 

  9. J. Poikonen, A. Passio, An 8 \(\times \) 8 cell analog order-statistic-filter array with asynchronous grayscale morphology in \(0.13~\mu \,m\) CMOS. IEEE Trans. Circuits Syst. I Regul. Pap. 56(8), 1541–1553 (2009)

    Article  MathSciNet  Google Scholar 

  10. J. Ramírez-Angúlo et al., A compact continuous-time analog rank-order filter implementation in CMOS technology, in IEEE International Symposium on Circuits and Systems, 2002 (ISCAS 2002), Phoenix-Scottsdale, AZ, USA, pp. V65–V68, August (2002)

  11. K. Urahama, T. Nagao, Direct analog rank filtering. IEEE Trans. Circuits Syst. 42(7), 385–388 (1995)

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to J. Miguel Rocha-Pérez.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Ramírez-Angulo, J., Díaz-Sánchez, A., González-Carvajal, R. et al. Modular Discrete and CMOS Integrated Implementations of High-Speed Analog Rank-Order Filters. Circuits Syst Signal Process 37, 5637–5646 (2018). https://doi.org/10.1007/s00034-018-0830-8

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s00034-018-0830-8

Keywords

Navigation