Skip to main content
SpringerLink
Log in

An Ultra-Low-Voltage Bulk-Driven Analog Voltage Buffer with Rail-to-Rail Input/Output Range

  • Published:
Circuits, Systems, and Signal Processing Aims and scope Submit manuscript

Abstract

This paper presents a low-voltage high driving capability rail-to-rail Class-AB CMOS bulk-driven (BD) operational transconductance amplifier (OTA) for analog voltage buffer with minimal current consumption. The proposed OTA design consists of adaptively biased Class-AB differential input stage to improve the effective transconductance and adaptive load relying on nonlinear current mirrors, configured in partial positive feedback mode to enhance the overall gain. In addition, because of adaptive bias and load configuration, the load-driving capability of OTA increases for a large change in differential input. The circuit is designed using UMC 65-nm CMOS process node and is operated at supply voltage of 0.5 V with a standby current consumption of 4.25 \(\upmu \)A. Simulation results show that the buffer based on the proposed BD-OTA achieves an average slew rate of 93.2 mV/\(\upmu \)s for a capacitive load of 100 pF, which is nearly 29 times that of conventional OTA with 13\(\%\) increment in quiescent power dissipation.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15
Fig. 16
Fig. 17

Similar content being viewed by others

References

  1. J. Aguado-Ruiz, A. Lopez-Martin, J. Lopez-Lemus, J. Ramirez-Angulo, Power efficient Class AB Op-Amps with high and symmetrical slew rate. IEEE Trans. Very Large Scale Integr. Syst. 22(4), 943–947 (2014)

    Article  Google Scholar 

  2. M. Akbari, O. Hashemipour, Enhancing transconductance of ultra-low-power two-stage folded cascode OTA. Electron. Lett. 50(21), 1514–1516 (2014)

    Article  Google Scholar 

  3. R.J. Baker, CMOS: Circuit Design, Layout, and Simulation (IEEE Press Series on Microelectronic Systems), 3rd edn. (Wiley-IEEE Press, Hoboken, 2010)

    Book  Google Scholar 

  4. E. Cabrera-Bernal, S. Pennisi, A.D. Grasso, A. Torralba, R.G. Carvajal, 0.7-V three-stage Class-AB CMOS operational transconductance amplifier. IEEE Trans. Circuits Syst. I Regul. Pap. 63(11), 1807–1815 (2016)

    Article  Google Scholar 

  5. L.G.A. Callewaert, W.M.C. Sansen, Class AB CMOS amplifiers with high efficiency. IEEE J. Solid State Circuits 25(3), 684–691 (1990)

    Article  Google Scholar 

  6. J.M. Carrillo, R.G. Carvajal, A. Torralba, J.F. Duque-Carrillo, Rail-to-rail low-power high-slew-rate CMOS analogue buffer. Electron. Lett. 40(14), 843–844 (2004)

    Article  Google Scholar 

  7. J.M. Carrillo, G. Torelli, R.P.-A. Valverde, J.F. Duque-Carrillo, 1-V rail-to-rail CMOS OpAmp with improved bulk-driven input stage. IEEE J. Solid State Circuits 42(3), 508–517 (2007)

    Article  Google Scholar 

  8. R.G. Carvajal, J. Ramirez-Angulo, A.J. Lopez-Martin, A. Torralba, J.A.G. Galan, A. Carlosena, F.M. Chavero, The flipped voltage follower: a useful cell for low-voltage low-power circuit design. IEEE Trans. Circuits Syst. I Regul. Pap. 52(7), 1276–1291 (2005)

    Article  Google Scholar 

  9. M.G. Degrauwe, J. Rijmenants, E.A. Vittoz, H.J.D. Man, Adaptive biasing CMOS amplifiers. IEEE J. Solid State Circuits 17(3), 522–528 (1982)

    Article  Google Scholar 

  10. L.H.C. Ferreira, S.R. Sonkusale, A 60-dB gain OTA operating at 0.25-V power supply in 130-nm digital CMOS process. IEEE Trans. Circuits Syst. I Regul. Pap. 61(6), 1609–1617 (2014)

    Article  Google Scholar 

  11. J.A. Galan, A.J. Lopez-Martin, R.G. Carvajal, J. Ramirez-Angulo, C. Rubia-Marcos, Super Class-AB OTAs with adaptive biasing and dynamic output current scaling. IEEE Trans. Circuits Syst. I Regul. Pap. 54(3), 449–457 (2007)

    Article  Google Scholar 

  12. R. Harjani, R. Heineke, F. Wang, An integrated low-voltage class AB CMOS OTA. IEEE J. Solid State Circuits 34(2), 134–142 (1999)

    Article  Google Scholar 

  13. R. Klinke, B.J. Hosticka, H. Pfleiderer, A very-high-slew-rate CMOS operational amplifier. IEEE J. Solid State Circuits 24(3), 744–746 (1989)

    Article  Google Scholar 

  14. T. Kulej, 0.4-V bulk-driven operational amplifier with improved input stage. Circuits Syst. Signal Process. 34(4), 1167–1185 (2014)

    Article  MathSciNet  Google Scholar 

  15. A.J. Lopez-Martin, S. Baswa, J. Ramirez-Angulo, R.G. Carvajal, Low-voltage super Class-AB CMOS OTA cells with very high slew rate and power efficiency. IEEE J. Solid State Circuits 40(5), 1068–1077 (2005)

    Article  Google Scholar 

  16. H. Parzhuber, W. Steinhagen, An adaptive biasing one-stage CMOS operational amplifier for driving high capacitive loads. IEEE J. Solid State Circuits 26(10), 1457–1460 (1991)

    Article  Google Scholar 

  17. B. Razavi, Design of Analog CMOS Integrated Circuits, 1st edn. (McGraw Hill Higher Education, New York, 2003)

    Google Scholar 

  18. W. Redman-White, A high bandwidth constant gm and slew-rate rail-to-rail CMOS input circuit and its application to analog cells for low voltage VLSI systems. IEEE J. Solid State Circuits 32(5), 701–712 (1997)

    Article  Google Scholar 

  19. W. Vereecken, M. Steyaert, Ultra-Wideband Pulse-Based Radio: Reliable Communication Over a Wideband Channel (Analog Circuits and Signal Processing), 1st edn. (Springer, Dordrecht, 2009)

    Book  Google Scholar 

  20. X. Zhao, Q. Zhang, M. Deng, Super Class-AB bulk-driven OTAs with improved slew rate. Electron. Lett. 51(19), 1488–1489 (2015)

    Article  Google Scholar 

  21. L. Zuo, S.K. Islam, Low-voltage bulk-driven operational amplifier with improved transconductance. IEEE Trans. Circuits Syst. I Regul. Pap. 60(8), 2084–2091 (2013)

    Article  Google Scholar 

Download references

Acknowledgements

The authors would like to thank Department of Electronics and Information Technology (DeitY), Government of India, for providing the software resources under the Special Manpower Development Program (Phase III and C2SD). The authors would also like to thank Dr. Arun Tej M. for his useful inputs to improve this paper.

Author information

Authors and Affiliations

  1. Department of EEE, Indian Institute of Technology Guwahati, Guwahati, Assam, India

    Harikrishna Veldandi & Rafi Ahamed Shaik

Authors
  1. Harikrishna Veldandi
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Rafi Ahamed Shaik
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Harikrishna Veldandi.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Veldandi, H., Shaik, R.A. An Ultra-Low-Voltage Bulk-Driven Analog Voltage Buffer with Rail-to-Rail Input/Output Range. Circuits Syst Signal Process 36, 4886–4907 (2017). https://doi.org/10.1007/s00034-017-0663-x

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s00034-017-0663-x

Keywords

Search

Navigation