Design of Low-Power High-Performance FinFET Standard Cells
- 139 Downloads
With the leakage power becoming a most important concern in deep sub-micron designs, the advent of FinFET offers promising options due to its superior electrical properties and design flexibility. To support the VLSI digital system design flow based on the standard cells in FinFET, the building method of optimized FinFET standard cells is proposed. This method is derived on the basis of jointly optimizing the back-gate voltages and the width to length ratio of the transistors in the stacked structure in each standard cell under the premise of maintaining the performance. By employing this design method, optimized standard cells are generated and form a low-power high-performance standard cell library. Simulation results of the standard cells designed with our proposed method demonstrate that the leakage power can be reduced by a factor of 47.99 at most while the worst-case delay can achieve a maximum reduction of 10.17%. Monte Carlo simulation results illustrate that the optimized cells can gain more dependability to process variations and environmental changes. The 16-bit ripple carry adder implemented with this optimized FinFET library can obtain a maximum leakage power reduction of 59.6% and a worst-case delay reduction of 21.8%.
KeywordsVLSI FinFET Standard cell Stacking Back-gate biasing Width to length ratio
This work was supported by Beijing Natural Science Foundation (Grant No. 4152020), National Natural Science Foundation of China (Grant No. 61306040), State Key Development Program for Basic Research of China (973) (Grant No. 2015CB057201), Natural Science Foundation of Guangdong Province, China (Grant No. 2015A030313147) and the R&D project of Shenzhen Government, China (Grant Nos. JCYJ20170412150411676, JCYJ20160229122349365).
- 3.D. Baccarin, D. Esseni, M. Alioto, Low-standby current 4T FinFET buffers: analysis and evaluation below 45 nm. in Proceedings of 2010 IEEE International Conference on Microelectronics, (2010), pp. 296–299Google Scholar
- 4.D. Baccarin, D. Esseni, M. Alioto, A novel back-biasing low-leakage technique for FinFET forced stacks. in Proceedings of IEEE International Symposium on Circuits and Systems, (2011) pp. 2079–2082Google Scholar
- 6.Y. Cao, S. Sinha (Nanoscale Integration and Modeling (NIMO) Group, ASU), Predictive Technology Model. http://ptm.asu.edu/ (2012)
- 8.X.X. Cui, K.S .Ma, K. Liao, N. Liao, A dynamic-adjusting threshold-voltage scheme for FinFETs low power designs. in Proceedings of IEEE International Symposium on Circuits and Systems, (2013), pp. 129–132Google Scholar
- 9.C. Gallon, C. Fenouillet-Beranger, A. Vandooren, F. Boeuf, Ultra-thin fully depleted SOI devices with thin BOX, ground plane and strained liner booster. in Proceedings of 2006 IEEE International SOI Conference, (2006), pp. 17–18Google Scholar
- 10.M.C. Johnson, D. Somasekhar, K. Roy, Leakage control with efficient use of transistor stacks in single threshold CMOS. in Proceedings of the 36th annual ACM/IEEE Design Automation Conference, (1999), pp. 442–445Google Scholar
- 12.K. Liao, X.X. Cui, N. Liao, K.S. Ma, D. Wu, W. Wei et al., Ultra-low power dissipation of improved complementary pass-transistor adiabatic logic circuits based on FinFETs. Sci. China Inf. Sci. 57(4), 1–13 (2014)Google Scholar
- 13.K. Liao, X.X. Cui, N. Liao, T. Wang, Design of D flip-flops with low power-delay product based on FinFET. in 2014 12th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT), (2014), pp. 1–3Google Scholar
- 15.S. Narendra, V. De, D. Antoniadis, Scaling of stack effect and its application for leakage reduction. in Proceedings of the 2001 International Symposium on Low Power Electronics and Design ACM, (2001), pp. 195–200Google Scholar
- 18.E. Yu, L. Chang, S. Ahmed, H. Wang, S. Bell, C.Y. Yang, et al., FinFET scaling to 10 nm gate length. in Proceedings of 2002 IEEE International Electron Devices Meeting, (2002), pp. 251–254Google Scholar