Abstract
A new technique for realizing a very-high-speed low-power low-voltage fully differential CMOS sample-and-hold circuit with low hold pedestal is presented. To achieve high sampling linearity the circuit utilizes linearized input switches. The fully differential design relaxes the trade-off between sampling speed and the sampling precision. The circuit design of major building blocks is described in detail. A prototype circuit in a 0.35-μm CMOS process is designed and experimental results are presented. The sample-and-hold circuit operates up to 330 MHz of sampling frequency with less than −68.3 dB of total harmonic distortion, corresponding to 11 bits for an input 80.24 MHz sinusoidal amplitude of 1.2V pp at a 3 V supply. This total harmonic distortion measurement reflects the held values as well as the tracking components of the output waveform. In these conditions, a differential hold pedestal of less than 0.8 mV, 0.8 ns acquisition time at 1.2 V step input, and 1.2V pp full-scale differential input range are achieved. The circuit dissipates 26.4 mW with a 3 V power supply.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
A. Baschirotto, A low-voltage sample-and-hold circuit in standard CMOS technology operating at 40 Ms/s. IEEE Trans. Circuits Syst. II 48, 394–399 (2001)
A. Boni, A. Pierazzi, C. Morandi, A 10-b 185 MS/s track-and-hold in 0.35-μm CMOS. IEEE J. Solid-State Circuits 36, 195–203 (2001)
M.J. Chen, Y. Gu, J. Huang, W. Shen, T. Wu, P. Hsu, A compact high-speed Miller-capacitance-based sample-and-hold circuit. IEEE Trans. Circuits Syst. I 45, 198–201 (1998)
D.A. Johns, K. Martin, Analog Integrated Circuit Design (Wiley, New York, 1997), pp. 426
T.S. Lee, C.C. Lu, A fully differential low-voltage CMOS high-speed track-and-hold circuit, in Proceedings of 2003 IEEE International Symposium on Circuits and Systems, Bangkok, Thailand, May, vol. 1 (2003), pp. I-397–I-400
T.S. Lee, C.C. Lu, Design techniques for low-voltage high-speed pseudo-differential CMOS track-and-hold with low hold pedestal. Electron. Lett. 40(9), 519–520 (2004)
T.S. Lee, C.C. Lu, A 1.5 V 50 MHz pseudo-differential CMOS sample-and-hold circuit with low hold pedestal. IEEE Trans. Circuits Syst. I 52, 1752–1757 (2005)
T.S. Lee, C.C. Lu, S.H. Yu, J.T. Zhan, A very-high-speed low-power low-voltage fully differential CMOS sample-and-hold circuit with low hold pedestal, in Proceedings of 2005 IEEE International Symposium on Circuits and Systems, Kobe, Japan, May, vol. 4 (2005), pp. 3111–3114
T.S. Lee, C.C. Lu, J.T. Zhan, A 250 MHz 11 bit 20 mW low-hold-pedestal CMOS fully differential track-and-hold circuit, in Proceedings of 2007 IEEE International SOC Conference, September 26–29, Hsinchu, Taiwan, R.O.C. (2007), pp. 47–50
P.J. Lim, B.A. Wooley, A high-speed sample-and-hold technique using a Miller hold capacitance. IEEE J. Solid-State Circuits 26, 643–651 (1991)
J.A. Mataya, G.W. Haines, B.S. Marshall, IF amplifier using C C compensated transistors. IEEE J. Solid-State Circuits 3, 401–407 (1968)
B. Nauta, A CMOS transconductance-C filter technique for very high frequencies. IEEE J. Solid-State Circuits 27, 142–153 (1992)
B. Razavi, Principles of Data Conversion System Design (IEEE, New York, 1995), p. 12
B. Razavi, Design of a 100 MHz 10 mW 3 V sample-and-hold amplifier in digital bipolar technology. IEEE J. Solid-State Circuits 30, 724–730 (1995)
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Lee, TS., Lu, CC. A 330 MHz 11 bit 26.4 mW CMOS Low-Hold-Pedestal Fully Differential Sample-and-Hold Circuit. Circuits Syst Signal Process 30, 883–898 (2011). https://doi.org/10.1007/s00034-010-9256-7
Received:
Revised:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s00034-010-9256-7