Abstract
Several approximate Mean Value Analysis (MVA) shared memory multiprocessor models have been developed and used to evaluate a number of system architectures. In recent years, the use of superscalar processors, multilevel cache hierarchies, and latency tolerating techniques has significantly increased the complexity of multiprocessor system modeling. We present an analytical performance model which extends previous multiprocessor MVA models by incorporating these new features and in addition, increases the level of modeling detail to improve flexibility and accuracy. The extensions required to analyze the impact of these new features are described in detail. We then use the model to demonstrate some of the tradeoffs involved in designing modern multiprocessors, including the impact of highly superscalar architectures on the scalability of multiprocessor systems.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
D. H. Albonesi and I. Koren, An analytical model of high performance superscalar-based multiprocessors, Intl. Conf. on Parallel Architectures and Compilation Techniques, pp. 194–203 (1995).
E. D. Lazowska, J. Zahorjan, G. S. Graham, and K. C. Sevcik, Quantative System Performance, Computer Analysis Using Queuing Network Models, Prentice Hall, Englewood Cliffs, New Jersey (1991).
D. Lenoski, J. Laudon, T. Joe, D. Nakahira, L. Stevens, A. Gupta, and J. Hennessy, The DASH prototype: implementation and performance, Int’l. Symp. on Computer Architecture, pp. 92–103 (1992).
J. R. Goodman and P. J. Woest, The Wisconsin multicube: a new large-scale cache-coherent multiprocessor, Intl. Symp. on Computer Architecture, pp. 422–431 (1988).
R. Jog, P. L. Vitale, and J. R. Callister, Performance evaluation of a commercial cache-coherent shared memory multiprocessor, Intl. Conf. on Measurement and Modeling of Computer Systems, pp. 173–182 (1990).
M. Chiang and G. S. Sohi, Experience with Mean Value Analysis models for evaluating shared bus, throughput-oriented multiprocessors, Intl. Conf. on Measurement and Modeling of Computer Systems, pp. 90–100 (1991).
M. K. Vernon, E. D. Lazowska, and J. Zahorjan, An accurate and efficient performance analysis technique for multiprocessor snooping cache consistency protocols, Int’l. Symp. on Computer Architecture, pp. 308–315 (1988).
M. Chiang and G. S. Sohi, Evaluating design choices for shared bus multiprocessors in a throughput-oriented environment, IEEE Trans. on Computers, 41(3):297–317 (1992).
D. H. Albonesi and I. Koren, Tradeoffs in the design of single chip multiprocessors, Intl. Conf. on Parallel Architectures and Compilation Techniques (PACT ’94), pp. 25–34 (1994).
S. T. Leutenegger and M. K. Vernon, A mean-value performance analysis of a new multiprocessor architecture, Int’l. Conf. on Measurement and Modeling of Computer Systems, pp. 167–176 (1988).
M. K. Vernon, R. Jog, and G. S. Sohi, Performance analysis of hierarchical cache-consistent multiprocessors, Performance Evaluation, 9(4):287–302 (1989).
J. Torrellas, J. Hennessy, and T. Weil, Analysis of critical architectural and program parameters in a hierarchical shared-memory multiprocessor, Int’l. Conf. on Measurement and Modeling of Computer Systems, pp. 163–172 (1990).
P. K. Dubey, G. B. Adams III, and M. J. Flynn, Instruction window size trade-offs and characterization of program parallelism, IEEE Trans. on Computers, 43(4):431–442 (1994).
T. Asprey, G. S. Averiii, E. DeLano, R. Mason, B. Weiner, and J. Yetter, Performance features of the PA7100 microprocessor, IEEE Micro, 13(3):22–35 (1993).
E. McLellan, The Alpha AXP architecture and 21064 processor, IEEE Micro, 13(3):36–47 (1993).
D. Alpert and D. Avnon, Architecture of the Pentium microprocessor, IEEE Micro, 13(3):11–21 (1993).
C. P. Thacker, D. G. Conroy, and L. C. Stewart, The Alpha demonstration unit: a high-performance multiprocessor for software and chip development, Digital Technical Journal, 4(4):51–65 (1992).
G. Sohi and M. Franklin, High-bandwidth data memory systems for superscalar processors, Int’l. Conf. on Architectural Support for Programming Languages and Operating Systems, pp. 53–61 (1991).
K. I. Farkas and N. P. Jouppi, Complexity/performance tradeoffs with non-blocking loads, Intl. Symp. on Computer Architecture, pp. 211–222 (1994).
R. L. Sites, Alpha AXP architecture, Digital Technical Journal, 4(4): 19–34 (1992).
B. R. Allison and C. van Ingen, Technical description of the DEC 7000 and DEC 10000 AXP family, Digital Technical Journal, 4(4): 100–110 (1992).
J. H. Edmondson, et al., Internal organization of the Alpha 21164, a 300-MHz 64-bit quad-issue CMOS RISC microprocessor, Digital Technical Journal, 7(1):119–135 (1994).
D. H. Albonesi and I. Koren, Architecture and technology tradeoffs in the design of next-generation multiprocessor servers, IEEE Symp. on Parallel and Distributed Processing, pp. 174–181 (1995).
Author information
Authors and Affiliations
Additional information
A preliminary version of this paper appeared at the 1995 International Conference on Parallel Architectures and Compilation Techniques.(1)
Rights and permissions
About this article
Cite this article
Albonesi, D.H., Koren, I. A Mean Value Analysis Multiprocessor Model Incorporating Superscalar Processors and Latency Tolerating Techniques. Int J Parallel Prog 24, 235–263 (1996). https://doi.org/10.1007/BF03356750
Published:
Issue Date:
DOI: https://doi.org/10.1007/BF03356750