Skip to main content
Log in

Abstract

Binary Rate Multipliers are pulse frequency converting circuits, which perform first degree or linear segment interpolations.

Here a scheme for an ideally fast rate Multiplier, different from conventional Binary Rate Multiplier, has been developed and found working satisfactorily. This scheme has been implemented by using standard digital logic modules. Errors in the multiplier and methods employed to eliminate these errors have also been discussed.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

Author information

Authors and Affiliations

Authors

Additional information

Communicated by Prof. R. Narasimhan

Rights and permissions

Reprints and permissions

About this article

Cite this article

Vasantha, S. High speed binary rate multiplier. Proc. Indian Acad. Sci. 65, 340–348 (1967). https://doi.org/10.1007/BF03054095

Download citation

  • Received:

  • Issue Date:

  • DOI: https://doi.org/10.1007/BF03054095

Keywords

Navigation