Skip to main content
SpringerLink
Log in

Generalized parallel signature analyzers with external exclusive-OR gates

  • Published:
Journal of Computer Science and Technology Aims and scope Submit manuscript

Abstract

A new géneralized parallel signature analyzer with external Exclusive-OR gates (GPSA-EE) is presented. It allows the signature analyzer to have twice the number of inputs compared with an original parallel signature analyzer. The equivalence between a GPSA-EE and an SSA-EE (serial signature analyzer) is established. Using the concept of multiple signatures, the error detection capability of siguature analyzer can be enhanced by changing the connection between signature analyzer and circuit-under-test, or changing the characteristic polynomialp(x) of signature analyzer.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. T.W. Williams and K.P. Parker, Design for testabillity—a survey,IEEE Trans. on Computers,C-31:1(1982). 2–15.

    Article  Google Scholar 

  2. K.K. Saluja and S.Y.H.Su, VLSI Testing through Data Compression: A Survey, Digest IREECON International, Australia, Sept, 1983, 142–144.

  3. N. Benowitzet al., An advanced fault isolation system for digital logic,IEEE Trans. on Computers,C-24:5(1975) 489–497.

    Article  Google Scholar 

  4. R.A. Frohwerk, Signature analysis: a new digital field service method,Howlett-Packard Journal, May 1977, 2–8.

  5. J.E. Smith, Measures of the effectiveness of fault signature analysis.IEEE Trans. on Computers C-29:6 (1980) 510–514.

    Article  MATH  Google Scholar 

  6. R. David, Testing by feedback shift register,IEEE Trans. on Computers,C-29:7(1980), 668–673.

    Article  MATH  Google Scholar 

  7. D.K. Bhavsar and R. W. Heekelman, Self-Testing by Polynomial Division, Proc. of 1981 Intern. Test Conf., Oct. 1981, 208–216.

  8. J.L. Carter, The Theory of Signature Testing for VLSI, 14th Annual ACM Symp. on Theory of Computing, May 1982, 66–76.

  9. T. Sridharet al., Analysis and Simulation of Parallel Signature Analyzers, Proc. of 1982 Intern. Test Conf., Nov. 1982, 656–661.

  10. S.Z. Hassan, D.J. Lu and E.J. McCluskey, Parallel Signature Analyzers-Detection Capability and Extensions, COMPCON’ 83 Spring, Feb. 1983, 440–445.

  11. S.Z. Hassan and E.J. McCluskey, Increased Fault Coverage through Multiple Signatures, 14the Laternational Conference on Fault-Tolerant Computing, June 1984, 354–339.

  12. R. David, Signature Analysis of Multi-Output Circuits, 14th, International Conference on Fault-Tolerant Computing, June 1984, 336–371

Download references

Author information

Authors and Affiliations

  1. Institute of Computing Technology, Academia Sinica, Beijing

    Shen Li

  2. Watson School, State University of New York, 13901, Binghamton, NY

    Stephen Y. H. Su

Authors
  1. Shen Li
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Stephen Y. H. Su
    View author publications

    You can also search for this author in PubMed Google Scholar

Additional information

This work was completed when L. Shen was a visiting scholar at the State University of New York-Binghamton.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Shen, L., Su, S.Y.H. Generalized parallel signature analyzers with external exclusive-OR gates. J. of Compt. Sci. & Technol. 1, 49–61 (1986). https://doi.org/10.1007/BF02943308

Download citation

  • Received:

  • Issue Date:

  • DOI: https://doi.org/10.1007/BF02943308

Keywords

Search

Navigation