Abstract
An efficient DC fault simulation algorithm for nonlinear circuits is proposed in which Householder’s transform and the method of partitioned matrices are used to minimize the number of operations for fault simulation. The algorithm is also applicable to DC analysis for nonlinear circuits.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
P. Duhamel and J. C. Rault,IEEE Trans. on CAS,CAS-26 (1979), 411.
R. W. Liu, C. S. Lin, Z. F. Huang and L. Hu, Analog Fault Diagnosis: A New Circuit Theory, IEEE Int. Symposium on Circuits and Systems, 1983, pp. 931–939.
W. Hochwald and J. D. Bastain,IEEE Trans. on CAS,CAS-26 (1979), 523.
G. C. Temes, Efficient Methods of Fault Simulation, Proc. of 20th Midwest Symposium on Circuits and Systems, pp. 191–194, Aug. 1977.
Leon O. Chua and Pen-Min Lin: Computer-Aided Analysis of Electronic Circuits: Algorithm and Computational Technique, Prentice-Hall, Englewood Cliffs, NJ. 1975.
A. S. Householder,SIAM J. Appl. Math.,5 (1957), 155.
Author information
Authors and Affiliations
About this article
Cite this article
Hua, L., Xieting, L. & Mingde, P. An efficient DC fault simulation algorithm for nonlinear circuits. J. of Electron.(China) 3, 90–97 (1986). https://doi.org/10.1007/BF02778925
Issue Date:
DOI: https://doi.org/10.1007/BF02778925