Abstract
Using state assignment to minimize power dissipation and area for finite state machines is computationally hard. Most of published results show that the reduction of switching activity often trades with area penalty. In this paper, a new approach is proposed. Experimental results show a significant reduction of switching activity without area penalty compared with previous publications.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
T. Villa, A. Sangiovanni-Vincentelli, NOVA: State assignment of finite state machines for optimal two-level logic implementations, IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 9(1990)9, 905–924.
S. K. Hong, S. H. Park, S. H. Hwang, C. M. Kyung, State assignment in finite state machines for minimal switching power consumption, Electronics Letters, 30(1994)8, 627–629.
K. Roy, S. C. Prasad, Syclop: Synthesis of CMOS logic for low power application, Proceedings of ICCD’92 IEEE International Conference on Computer Design, Cambridge, MA, 1992, 464–467.
S. J. Wang, M. D. Horng, State assignment of finite state machines for low power applications, Electronics Letters, 32(1996)25, 2323–2324.
P. Bacchetta, L. Daldoss, D. Sciuto, C. Sulvano, Low-power state assignment techniques for finite state machines, IEEE International Symposium on Circuits and Systems, Gnenva, 2000, 28–31.
C. Y. Tsui, M. Pedram, A. M. Despain, Low power state assignment targeting two- and multi-level logic implementations, IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 17(1998)12, 1281–1291.
E. Olson, S. Kang, Low-power state assignment for finite state machines search, Proceedings of IWLPD’94: ACM/IEEE International Workshop on Low Power Design, Napa Valley, 1994, 63–68.
L. Benni, D. Micheli, State assignment for low power dissipation, IEEE Journal of Solid State Circuits, 30(1995)3, 258–268.
K. Wang, W. Wang, T. Hwang, A. Wu, Y. Lin, State assignment for power and area minimization, Proceedings IEEE International Conference on Computer design on Computer Design: VLSI in Computers and Processors, Cambridge, MA, 1994, 250–254.
A. Almaini, J. Miller, P. Thomson, S. Billina, State assignment of finite state machines using a genetic algorithm, IEE Proc. Comput. Digit. Tech., 142(1995)4, 279–286.
A. Almaini, N. Zhuang, F. Bourset, Minimisation of multi-output Reed-Muller binary decision diagrams using hybrid genetic algorithm, Electronics Letters, 31(1995)20, 1722–1723.
J. Yim, C. Kyung, Datapath layout optimization using genetic algorithm and simulated annealing, IEE Proc. Comput. Digit. Tech., 145(1998)2, 135–141.
Author information
Authors and Affiliations
Additional information
Supported by NNSF of China(Key International Cooperative Project No.60010121219)
About this article
Cite this article
Xia, Y., Almaini, A.E.A. & Wu, X. Power optimization of finite state machine based on genetic algorithm. J. of Electron.(China) 20, 194–201 (2003). https://doi.org/10.1007/BF02687704
Received:
Revised:
Issue Date:
DOI: https://doi.org/10.1007/BF02687704