Skip to main content
Log in

A study on controllable analog delay line

  • Published:
Journal of Electronics (China)

Abstract

This paper presents an analog delay line devised under the principle of an invention of this country, the DYL integrated linear “AND-OR” gate. The analog delay line is distinguished for its features: simple in circuit structure, speedy in transmission, and capable of controlling the quantity of delay in the circuit by digital quantity.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

References

  1. Wang Shoujue et al.,Acta Electronica Sinica,6(1978)2, 41–51, (in Chinese).

    Google Scholar 

  2. Wang Shoujue et al.,Acta Electronica Sinica,11(1983)5, 9–16, (in Chinese).

    Google Scholar 

  3. Wang Shoujue,Acta Electronica Sinica,14(1986)5, 1–11, (in Chinese).

    Google Scholar 

  4. Zhang Delong et al.,Application of Electronica Tecgbuqye,11(1989), 28–30, (in Chinese).

    Google Scholar 

  5. Zhang Delong,Journal of Anhui University,2(1990)2, 45–56, (in Chinese).

    Google Scholar 

  6. Zhang Delong et al.,Journal of Anhui University,3(1991)2, 30–36, (in Chinese).

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

About this article

Cite this article

Delong, Z. A study on controllable analog delay line. J. of Electron. (China) 10, 155–161 (1993). https://doi.org/10.1007/BF02684542

Download citation

  • Issue Date:

  • DOI: https://doi.org/10.1007/BF02684542

Key words

Navigation