Implementation of multilayer neural network with threshold neurons and its analysis
- 60 Downloads
In this paper, the implementation of new digital architecture for a multilayer neural network (MNN) with on-chip learning is discussed. The advantage of using the digital approach is that it can use state-of-the-art VLSI and ULSI implementation techniques. One of the major hard-ware problems in implementing a neural network is the activating function of the neurons. The proposed MNN uses a simple function as the neuron's activating function to reduce the circuit size. Moreover, the proposed MNN has an on-chip learning capability. As the learning algorithm, a backpropagation algorithm is modified for effective hard-wave implementation. The proposed MNN is implemented on a field-programmable gate array (FPGA) to evaluate the learning performance and circuit size.
Key wordsMultilayer neural network On-chip learning Back propagation algorithm
Unable to display preview. Download preview PDF.
- 2.Lehmann C, Viredaz M, Blayo F (1993) (A generic systolic array building block for neural networks with on-chip learning. IEEE Trans Neural Networks 4(3)Google Scholar
- 3.Hikawa H (1997) Learning performance of multilayer neural network with threshold neurons, ITC-CSCC'97, vol. II, pp 1065–1068Google Scholar
- 4.Hikawa H (1995) Implementation of simplified multilayer neural networks with on-chip learning. IEEE ICNN'95, vol 4, pp 1633–1637Google Scholar