Abstract
Polygon rasterization is one of the most computational and memory intensive operations in computer graphics. In this paper, we present a low-power, real-time hardware design for this task. The system is resolution-independent by configuring different numbers of render engines in a 2-dimensional array. Using an array configuration of 16 render engines for a 512×512-pixel display, a peak performance of up to 3.4 million Gouraud-shaded polygons/sec is achievable. Total power consumption, depending on the polygon throughput, ranges between 17 mW to 133 mW at 1.5 V operation. A format for transmitting polygon information is proposed at a typical bandwidth of 4 Mbps, suitable for wireless transmission. This screen and format configurable design has potential application in portable, wireless head-mounted displays for virtual reality systems.
Similar content being viewed by others
References
Texas Instruments, Inc.,TMS34020 and TMS34082 User's Guide, Texas Instruments, Dallas TX, March 1989.
J. Grimes, L. Kohn, and R. Bharadhwaj, “The Intel i860 64-bit processor: A General-Purpose CPU with 3D Graphics Capabilities,”Computer Graphics and Applications, Vol. 9, No. 4, pp. 85–94, July 1989.
K. Akeley and T. Jermoluk, “High-Performance Polygon Rendering,”SIGGRAPH 88, pp. 239–246.
M. Deering and S. Nelson, “Leo: A System for Cost Effective 3D Shaded Graphics,”SIGGRAPH '93, pp. 101–108.
K. Akeley, “Reality Engine Graphics,”SIGGRAPH 93, pp. 109–116.
T. Bell, “Incredible shrinking computers,”IEEE Spectrum, pp. 37–43, May 1991.
N. Weste and K. Eshragian,Principles of CMOS VLSI Design: A Systems Perspective, Reading, MA: Addison-Wesley, 1988.
A. Chandrakasan, S. Sheng, and R. Brodersen, “Low Power CMOS Digital Design,”IEEE Journal of Solid-State Circuits, Vol. 27, pp. 685–691, 1992.
K.M. Chu and D.L. Pulfrey, “A Comparison of CMOS' Circuit Techniques: Differential Cascode Switch Logic versus Conventional Logic,”IEEE Journal of Solid-State Circuits, Vol. 22, pp. 528–532, 1987.
M. Lowy and J. Tiemann, “Ultra Low-Power Digital CMOS Circuits,”Proceedings of the IEEE Workshop on VLSI Signal Processing V, pp. 31–40, 1992.
J. Burr, “Stanford Ultra Low-Power CMOS,”Proceedings of Hot Chips V, 1993.
W.-C. Tan and T. Meng, “Low-Power Polygon Renderer for Computer Graphics,”Proceedings of the 1993 International Conference on Application-Specific Array Processors, Venice, Italy, pp. 200–213.
Motorola, Inc.,O.E.M. Frequency Hopping Spread Spectrum Radio, Specifications sheet, Motorola Wireless Data Group, Foster City CA, March 1993.
Proxim, Inc.,RangeLAN, Specifications sheet, Proxim, Inc., Mountain View CA, April 1993.
J.D. Foley, A. van Dam, S.K. Feiner, and J.F. Hughes,Computer Graphics—Principles and Practice, 2nd Ed., Reading, MA: Addison-Wesley, 1990.
H. Gouraud, “Continuous Shading of Curved Surfaces,”IEEE Trans. on Computers, Vol. C-20, pp. 623–629, 1971.
E. Catmull,A Subdivision Algorithm for Computer Display of Curved Surfaces, Ph.D. Thesis, Report UTEC-CSc-74-133, Computer Science Department, University of Utah, Salt Lake City, UT, Dec. 1974.
M.E. Newell, R.G. Newell, and T.L. Sancha, “A Solution of the Hidden Surface Problem,”Proceedings of the ACM National Conference 1972, pp. 443–450.
A.N. Netravali and B.G. Haskell,Digital Pictures: Representation and Compression, New York: Plenum Press, 1991.
J.E. Bresenham, “Algorithm for Computer Control of a Digital Plotter,”IBM Systems Journal, Vol. 4, pp. 25–30, 1965.
S. Demetrescu, “High Speed Image Rasterization Using Scan Line Access Memories,”Proceedings of the 1985 Chapel Hill Conference on VLSI, Rockville, MD, pp. 221–243.
B. Amrutur and M. Horowitz, “Techniques to Reduce Power in Fast Wide Memories,”Proceedings of October 1994 Symposium on Low-Power Electronics.
R. Pinkham, M. Novak and K. Guttag, “Video RAM Excels at Fast Graphics,”Electronic Design, Vol. 31, No. 17, pp. 161–182, 1983.
Sense8 Corporation,SPEA Fire 860 Graphics broad, WorldToolKit product description, Sense8 Co., Sausalito CA, Sept. 1993.
Meta-Software, Inc.,HSPICE User's Manual, Meta-Software, Inc., Campell CA, 1990.
H.B, Bakoglu,Circuits, Interconnections, and Packaging for VLSI, Reading, MA: Addison-Wesley, pp. 423–425, 1990.
Author information
Authors and Affiliations
Additional information
This work was supported by the Advanced Research Projects Agency (ARPA).
Rights and permissions
About this article
Cite this article
Tan, WC., Meng, T.H.Y. A low-power high performance polygon renderer for computer graphics. Journal of VLSI Signal Processing 9, 233–255 (1995). https://doi.org/10.1007/BF02407087
Received:
Revised:
Published:
Issue Date:
DOI: https://doi.org/10.1007/BF02407087